Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



Description

The M30220 group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core. The M30220 group has LCD controller/driver. M30220 group is packaged in a 144-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed.

Features

Basic machine instructions	•
Memory capacity	See figure memory expansion
Shortest instruction execution time	100ns (f(XIN)=10MHz)
Supply voltage	4.0V to 5.5V (f(XIN)=10MHz)
	2.7V to 5.5V (f(XIN)=7MHz with software one-wait)
Interrupts	26 internal and 8 external interrupt sources, 4 software, 7 levels
	(including key input interrupt)
Multifunction 16-bit timer	Timer A (output) x 8, timer B (input) x 6
Real time port outputs	
• Serial I/O	3 channel for UART or clock synchronous
• DMAC	2 channels (trigger: 26 sources)
• A-D converter	10 bits X 8 channels
• D-A converter	8 bits X 3 channels
Watchdog timer	1 line
Programmable I/O	104 lines (32 lines are shared with LCD outputs)
Output port	16 lines (shared with LCD outputs)
Input port	1 line (P77, shared with NMI pin)
LCD drive control circuit	1/2, 1/3 bias
	2, 3 and 4 time sharing
	4 common outputs
	48 segment outputs
	built-in Charge-pump
Key input interrupt	20 lines
Clock generating circuit	2 built-in clock generation circuits
	(built-in feedback resistor, and external ceramic or quartz oscillator)

Applications

Camera, Home appliances, Portable equipment, Drop meter, Audio, Office equipment, etc.

-----Table of Contents-----

Central Processing Unit (CPU)	9
Reset	
Clock Generating Circuit	
Protection	
Interrupt	
Watchdog Timer	
DMAC	55
Timer	65

Real time Port	85
Serial I/O	87
LCD Drive Control Circuit	123
A-D Converter	130
D-A Converter	140
Programmable I/O Port	142
Electric Characteristics	155
Flash Memory Version	171



Pin Configuration

Figure 1.1.1 shows the pin configurations (top view).




Figure 1.1.1. Pin configuration (top view)



Block Diagram

Figure 1.1.2 is a block diagram of the M30220 group.




Figure 1.1.2. Block diagram of M30220 group



Performance Outline

Table 1.1.1 is performance outline of M30220 group.

Table 1.1.1. Performance outline of M30220 group

Item			Performance	
Number of basic instructions		6	91 instructions	
Shortest instr	uction execution	on time	100ns (f(XIN)=10MHz	
Memory	ROM		96 Kbytes	
capacity	RAM		6 Kbytes	
I/O port	P0 to P13 (e)	xcept P77)	8 bits x 11, 3 bits x 1, 6 bits x 1, 7 bits x 1	
Input port	P77		1 bit x 1	
Output port	SEG0 to SEC	G15	2 bits x 8	
Multifunction	TA0 to TA7		16 bits x 8	
timer	TB0 to TB5		16 bits x 6	
Real time por	t outputs		8 bits x 4 lines	
Serial I/O	UART0 to UA	ART2	(UART or clock synchronous) x 3	
A-D converte	r		10 bits x 8 channels	
D-A converte	r		8 bits x 3 channels	
DMAC			2 channel(trigger:26 sources)	
LCD	COM0 to COM3		4 lines	
	SEG0 to SEG47		48 lines (32 lines are shared with I/O ports)	
Watchdog tim	ner		15 bits x 1 (with prescaler)	
Interrupt			26 internal and 8 external sources, 4 software sources	
Clock genera	ting circuit		2 built-in clock generation circuits	
			(built-in feedback resistor, and external ceramic or	
			quartz oscillator)	
Supply voltag	je		4.0V to 5.5V (f(XIN)=10MHz)	
			2.7V to 5.5V (f(XIN)=7MHz with software one-wait)	
Power consumption			18mW (Vcc=3V, f(XIN)=7MHz with software one-wait)	
I/O char-	O withstand voltage (P0 to P13)		5 V	
acteristics (Dutput current	P1 to P9,P13	5 mA	
		P0, P10 to P12	0.1mA("H" output), 2.5mA("L" output)	
Device configuration			CMOS high-performance silicon gate	
Package			144-pin plastic mold QFP	



Mitsubishi plans to release the following products in the M30220 group:


(1) Support for mask ROM version, flash memory version

- (2) ROM capacity
- (3) Package

144P6Q-A : Plastic molded QFP (mask ROM and flash memory versions)

144PFB-A : Plastic molded QFP(mask ROM and flash memory versions)

Figure 1.1.3 shows the ROM expansion and figure 1.1.4 shows the Type No., memory size, and package.








Figure 1.1.4. Type No., memory size, and package



Pin Description

Pin Description

Pin name	Signal name	I/O	Function
Vcc, Vss	Power supply input		Supply 2.7 to 5.5 V to the Vcc pin. Supply 0 V to the Vss pin.
CNVss	CNVss	I	Connect it to the Vss pin via resistor.
RESET	Reset input	I	A "L" on this input resets the microcomputer.
Xin Xout	Clock input Clock output	і О	These pins are provided for the main clock generating circuit. Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
Хсім Хсоит	Clock input Clock output	і О	These pins are provided for the sub clock generating circuit. Connect a ceramic resonator or crystal between the XCIN and the XCOUT pins. To use an externally derived clock, input it to the XCIN pin and leave the XCOUT pin open.
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect it to Vcc.
AVss	Analog power supply input		This pin is a power supply input for the A-D converter. Connect it to Vss.
Vref	Reference voltage input	I	This pin is a reference voltage input for the A-D converter.
P00 to P07	I/O port P0	I/O	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When set for input, the user can specify in units of four bits via software whether or not they are tied to a pull-up resistor. Pins in this port also use as LCD segment output and real time port output.
P10 to P17	I/O port P1	I/O	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as input pins for the key input interrupt function and real time port output.
P20 to P27	I/O port P2	I/O	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as input pins for the key input interrupt function and real time port output.
P30 to P35	I/O port P3	I/O	This is a 6-bit I/O port equivalent to P0. P30 to P33 also function as input pins for the key input interrupt function.
P40 to P47	I/O port P4	I/O	This is a 8-bit I/O port equivalent to $\underline{P0}$. Pins in this port also function as timer A0 to A3 I/O pins, INT4 input pin as selected by software.
P50 to P57	I/O port P5	I/O	This is a 8-bit I/O port equivalent to P0. Pins in this port also function as timer B0 to B5 and INT3 input pins, CKOUT output pin as selected by software.
P60 to P67	I/O port P6	I/O	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as UART0 and UART1 I/O pins as selected by software.



Pin Description

Pin Description

Pin name	Signal name	I/O	Function
P70 to P76 P77	I/O port P7	I/O I	P70 to P76 are I/O ports equivalent to P0 (P70 and P71 are N channel open-drain output). Pins in this port also function as UART2 I/O pin, INT0 to INT2 input pins as selected by software. P77 is an input-only port that also functions for NMI.
P80 to P87	I/O port P8	I/O	This is a 8-bit I/O port equivalent to P0. Pins in this port also function as timer A4 to A7 I/O pins, INT5 input pin as selected by software.
P90 to P97	I/O port P9	I/O	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as A-D converter analog input pins as selected by software.
P100 to P107	I/O port P10	I/O	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as SEG output for LCD as selected by software.
P110 to P117	I/O port P11	I/O	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as SEG output for LCD as selected by software.
P120 to P127	I/O port P12	I/O	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as SEG output for LCD and real time port output.
P130 to P132	I/O port P13	I/O	This is an 3-bit I/O port equivalent to P0. Pins in this port also function as D-A converter analog output pins or start trigger for A-D input pins.
SEG0 to SEG15	Segment output	0	Pins in this port function as SEG output for LCD drive circuit.
COM ₀ to COM ₃	Common output	0	Pins in this port function as common output for LCD drive circuit.
VL1 to VL3	Power supply input for LCD		Power supply input for LCD drive circuit.
C1, C2	Step-up condenser connect port		Pins in this port function as external pin for LCD step-up condenser. Connect a condenser between C1 and C2.



Operation of Functional Blocks

The M30220 group accommodates certain units in a single chip. These units include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as timers, real time port, serial I/O, LCD drive control circuit, D-A converter, A-D converter, DMAC and I/O ports.

The following explains each unit.

Memory

Figure 1.4.1 is a memory map of the M30220 group. The address space extends the 1M bytes from address 0000016 to FFFFF16. From FFFFF16 down is ROM. For example, in the M30220MA-XXXGP, there is 96K bytes of internal ROM from E800016 to FFFFF16. The vector table for fixed interrupts such as the reset and $\overline{\text{NMI}}$ are mapped to FFFDC16 to FFFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.

From 0040016 up is RAM. For example, in the M30220MA-XXXGP, 6K bytes of internal RAM is mapped to the space from 0040016 to 01BFF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, timers, and LCD, etc. Figures 1.7.1 to 1.7.3 are location of peripheral unit control registers. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.




Figure 1.4.1. Memory map



CPU

Central Processing Unit (CPU)

The CPU has a total of 13 registers shown in Figure 1.5.1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.




Figure 1.5.1. Central processing unit register

(1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0/R3R1).

(2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).



(3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

(4) Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

(5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

(6) Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

(7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

(8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.5.2 shows the flag register (FLG). The following explains the function of each flag:

• Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

• Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

• Bit 2: Zero flag (Z flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0".

• Bit 3: Sign flag (S flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0".

• Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

• Bit 5: Overflow flag (O flag)

This flag is set to "1" when an arithmetic operation resulted in overflow; otherwise, cleared to "0".

• Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged.



• Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected when this flag is "1".

This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

• Bits 8 to 11: Reserved area

• Bits 12 to 14: Processor interrupt priority level (IPL)

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

• Bit 15: Reserved area

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.




Figure 1.5.2. Flag register (FLG)



Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.

When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2Vcc max.) for at least 20 cycles. When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table.

Figure 1.6.1 shows the example reset circuit. Figure 1.6.2 shows the reset sequence.




Figure 1.6.1. Example reset circuit




Figure 1.6.2. Reset sequence

Table 1.6.1 shows the statuses of the other pins while the RESET pin level is "L". Figures 1.6.3 and 1.6.4 show the internal status of the microcomputer immediately after the reset is cancelled.

Table 1.6.1.	Pin status when $\overline{\text{RESET}}$ pin level is "L"	

Pin name	Status
P0, P10 to P12	Input port(with a pull up resistor)
P1 to P9, P13	Input port (floating)
SEG0 to SEG15	"H" level is output
COM ₀ to COM ₃	"H" level is output




(1)Processor mode register 0	(000416)***		(27)UART1 transmit interrupt control register	(005316)•••	? 0 0 0
(2)Processor mode register 1	(000516)***		(28)UART1 receive interrupt control register	(005416)•••	
(3)System clock control register 0	(000616)***	0100100	(29)Timer A0 interrupt control register	(005516)•••	? 0 0 0
(4)System clock control register 1	(000716)***	0010000	(30)Timer A1 interrupt control register	(005616)***	
(5)Address match interrupt enable register	(000916)•••		(31)Timer A2 interrupt control register	(005716)•••	? 0 0 0
(6)Protect register	(000A16)•••		(32)Timer A3 / INT4 interrupt control register	(005816)•••	
(7)Watchdog timer control register	(000F16)•••	000??????	(33)Timer A4 / INT5 interrupt control register	(005916)•••	0 0 ? 0 0 0
(8)Address match interrupt register 0	(001016)***	0016	(34)Timer B0 interrupt control register	(005A16)•••	? 0 0 0
	(001116)***	0016	(35)Timer B1 interrupt control register	(005B16)***	? 0 0 0
	(001216)***		(36)Timer B2 interrupt control register	(005C16)***	? 0 0 0
(9)Address match interrupt register 1	(001416)•••	0016	(37) INT0 interrupt control register	(005D16)***	0 0 ? 0 0 0
	(001516)***	0016	(38) INT1 interrupt control register	(005E16)***	
	(001616)***		(39) INT2 interrupt control register	(005F16)•••	
(10)DMA0 control register	(002C16)***	00000000000	(40)LCD mode register	(012016)***	0 0 0 0 0 0 0 0
(11)DMA1 control register	(003C16)***	00000000000	(41)Segment output enable register	(012216)***	00000000
(12) INT3 interrupt control register	(004416)***		(42)Key input mode register	(012616)***	0 1 1 0 0 0 0 0
(13)Timer B5 interrupt control register	(004516)***	? 0 0 0	(43)Count start flag 1	(034016)•••	0000000
(14)Timer B4 interrupt control register	(004616)***	?000	(44)One-shot start flag 1	(034216)•••	000000
(15)Timer B3 interrupt control register	(004716)***	? 0 0 0	(45)Trigger select flag 1	(034316)•••	
(16)Timer A7 interrupt control register	(004816)***	? 0 0 0	(46)Up-down flag 1	(034416)***	
(17)Timer A6 interrupt control register	(004916)***	? 0 0 0	(47)Timer A5 mode register	(035616)***	0016
(18)Timer A5 interrupt control register	(004A16)•••	? 0 0 0	(48)Timer A6 mode register	(035716)***	0016
(19)DMA0 interrupt control register	(004B16)***	? 0 0 0	(49)Timer A7 mode register	(035816)***	0016
(20)DMA1 interrupt control register	(004C16)***	? 0 0 0	(50)Timer B3 mode register	(035B16)***	00?0000
(21)Key input interrupt control register	(004D16)***	2000	(51)Timer B4 mode register	(035C16)***	0 0 ? 🗙 0 0 0
(22)A-D conversion interrupt control register	(004E16)***	? 0 0 0	(52)Timer B5 mode register	(035D16)***	00?0000
(23)UART2 transmit interrupt control register	(004F16)***	2000	(53)Interrupt cause select register 0	(035E16)***	$X \circ \circ \circ \circ \circ \circ \circ$
(24)UART2 receive interrupt control register	(005016)***	? 0 0 0	(54)Interrupt cause select register 1	(035F16)•••	0016
(25)UART0 transmit interrupt control register	(005116)***	? 0 0 0	(55)Clock division counter control register	(036016)***	$\circ X X X X X X X X X X X X X X X X X X X$
(26)UART0 receive interrupt control register	(005216)***	? 0 0 0	(56)UART2 special mode register 2	(037616)***	0016
			(57)UART2 special mode register	(037716)***	0016
			(58)UART2 transmit/receive mode register	(037816)***	0016
The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.					
		othing is mapped to this bit ndefined			

Figure 1.6.3. Device's internal status after a reset is cleared



(59)UART2 transmit/receive control register 0	(037C16)··· 0 0 0 0 1 0 0 0	(85)A-D control register 0	(03D616)··· X 0 0 0 ? ? ?	
(60)UART2 transmit/receive control register 1	(037D16)··· 0 0 0 0 0 1 0	(86)A-D control register 1	(03D716)···· 0016	
(61)Count start flag 0	(038016) 0016	(87)D-A control register	(03DC16)···	
(62) Clock prescaler reset flag	(038116)	(88)Port P0 direction register	(03E216)···· 0016	
(63)One-shot start flag 0	(038216) 0 0 0 0 0 0	(89)Port P1 direction register	(03E316)· · · 0016	
(64)Trigger select flag 0	(038316) 0016	(90)Port P2 direction register	(03E616)· · · 0016	
(65)Up-down flag 0	(038416) 0016	(91)Port P3 direction register	(03E716)···	
(66)Timer A0 mode register	(039616) 0016	(92)Port P4 direction register	(03EA16)···	
(67)Timer A1 mode register	(039716) 0016	(93)Port P5 direction register	(03EB16)···	
(68)Timer A2 mode register	(039816) 0016	(94)Port P6 direction register	(03EE16)· · · 0016	
(69)Timer A3 mode register	(039916) 0016	(95)Port P7 direction register	(03EF16)····	
(70)Timer A4 mode register	(039A16)· · · 0016	(96)Port P8 direction register	(03F216)· · · 0016	
(71)Timer B0 mode register	(039B16)··· 0 0 ? 0 0 0 0	(97)Port P9 direction register	(03F316)· · · 0016	
(72)Timer B1 mode register	(039C16)··· 0 0 ? 0 0 0 0	(98)Port P10 direction register	(03F616)· · · 0016	
(73)Timer B2 mode register	(039D16)··· 0 0 ? 0 0 0 0	(99)Port P11 direction register	(03F716)· · · 0016	
(74)UART0 transmit/receive mode register	(03A016)· · · 0016	(100)Port P12 direction register	(03FA16)···	
(75)UART0 transmit/receive control register 0	(03A416)··· 0 0 0 0 1 0 0 0	(101)Port P13 direction register	(03FB16)···	
(76)UART0 transmit/receive control register 1	(03A516)··· 0 0 0 0 0 0 1 0	(102)Pull-up control register 0	(03FC16)··· 0 0 0 0 0 1 1	
(77)UART1 transmit/receive mode register	(03A816)· · · 0016	(103)Pull-up control register 1	(03FD16)· · · 0016	
(78)UART1 transmit/receive control register 0	(03AC16)···00001000	(104)Pull-up control register 2	(03FE16)··· 1 1 1 1 0 0 0 0	
(79)UART1 transmit/receive control register 1	(03AD16)···00000010	(105)Real time port control register	(03FF16)· · · 0016	
(80)UART transmit/receive control register 2	(03B016)··· 0 0 0 0 0 0 0 0	(106)Data registers (R0/R1/R2/R3)	000016	
(81)Flash memory control register (Note)	0 (03B416)···	(107)Address registers (A0/A1)	000016	
(82)DMA0 cause select register	(03B816)· · · 0016	(108)Frame base register (FB)	000016	
(83)DMA1 cause select register	(03BA16)···	(109)Interrupt table register (INTB)	0000016	
(84) A-D control register 2	(03D416)···	(110)User stack pointer (USP)	000016	
		(111)Interrupt stack pointer (ISP)	000016	
		(112)Static base register (SB)	000016	
		(113)Flag register (FLG)	000016	
x : Nothing is mapped to this bit ? : Undefined				
The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.				
Note : This register is only e	exist in flash memory version.			





000016	
000116	
000216	
000316	
000416	Processor mode register 0 (PM0)
000516	Processor mode register 1(PM1)
000616	System clock control register 0 (CM0)
000716 000816	System clock control register 1 (CM1)
000916	
000A16	Address match interrupt enable register (AIER)
000B16	Protect register (PRCR)
000C16	
000D16	
000E16	Watchdog timer start register (WDTS)
000F16	Watchdog timer control register (WDC)
001016	
001116	Address match interrupt register 0 (RMAD0)
001216	
001316	
001416	Address motch interrupt register 1 (DMAD4)
001516	Address match interrupt register 1 (RMAD1)
001716	
001816	
001916	
001A16	
001B16	
001C16	
001D16	
001E16	
001F16	
002016 002116	DMA0 source pointer (SAR0)
002116	
002316	
002416	
002516	DMA0 destination pointer (DAR0)
002616	
002716	
002816	DMA0 transfer counter (TCR0)
002916	
002A16 002B16	
002D18	DMA0 control register (DM0CON)
002D16	
002E16	
002F16	
003016	
003116	DMA1 source pointer (SAR1)
003216	
003316	
003416	DMA1 doctination pointer (DAR1)
003516 003616	DMA1 destination pointer (DAR1)
003016	
003816	
003916	DMA1 transfer counter (TCR1)
003A16	
003B16	
003C16	DMA1 control register (DM1CON)
003D16	
003E16	
003F16	

4016	
4116	
4216	
4316	
4416	INT3 interrupt control register (INT3IC)
4516	Timer B5 interrupt control register (TB5IC)
4616	Timer B4 interrupt control register (TB4IC)
4716	Timer B3 interrupt control register (TB3IC)
4816	Timer A7 interrupt control register (TA7IC)
4916	Timer A6 interrupt control register (TA6IC)
4A16	Timer A5 interrupt control register (TA5IC)
4B16	Bus collision detection interrupt control register (BCNIC) DMA0 interrupt control register (DM0IC)
+D16 4C16	
D16	DMA1 interrupt control register (DM1IC)
E16	Key input interrupt control register (KUPIC) A-D conversion interrupt control register (ADIC)
F16	UART2 transmit interrupt control register (S2TIC)
016	UART2 receive interrupt control register (S2RIC)
116	UART0 transmit interrupt control register (S0TIC)
5216	UART0 receive interrupt control register (S0RIC)
5316	UART1 transmit interrupt control register (S1TIC)
5416	UART1 receive interrupt control register (S1RIC)
5516	Timer A0 interrupt control register (TA0IC)
616	Timer A1 interrupt control register (TA1IC)
5716	Timer A2 interrupt control register (TA2IC)
816	Timer A3 interrupt control register (TA3IC)
	INT4 interrupt control register (INT4IC)
5916	Timer A4 interrupt control register (TA4IC)
	INT5 interrupt control register (INT5IC)
A16	Timer B0 interrupt control register (TB0IC)
B16	Timer B1 interrupt control register (TB1IC)
C16	Timer B2 interrupt control register (TB2IC) INT0 interrupt control register (INT0IC)
5E16	INT1 interrupt control register (INT1IC)
F16	INT2 interrupt control register (INT11C)
Ĵ	
016	
1116	LCD RAM0(LRAM0) LCD RAM1(LRAM1)
216	LCD RAMIT(LRAMIT) LCD RAM2(LRAM2)
316	LCD RAM2(LRAM2) LCD RAM3(LRAM3)
416	LCD RAMS(LRAMS) LCD RAM4(LRAM4)
516	LCD RAM5(LRAM5)
616	LCD RAM6(LRAM6)
716	LCD RAM7(LRAM7)
816	LCD RAM8(LRAM8)
916	LCD RAM9(LRAM9)
A16	LCD RAM10(LRAM10)
B16	LCD RAM11(LRAM11)
C16	LCD RAM12(LRAM12)
D16	LCD RAM13(LRAM13)
E16	LCD RAM14(LRAM14)
F16	LCD RAM15(LRAM15)
D16	LCD RAM16(LRAM16)
116 246	LCD RAM17(LRAM17)
216	LCD RAM18(LRAM18)
316 416	LCD RAM19(LRAM19)
416 516	LCD RAM20(LRAM20)
516 516	LCD RAM21(LRAM21) LCD RAM22(LRAM22)
716	LCD RAM23(LRAM23)
<u>°</u>	
)16	LCD mode register (LCDM)
16 16	
216	Segment output enable register (SEG)
816	LCD frame frequency counter (LCDTIM)
	LCD frame frequency counter (LCDTIM)

Note : Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

Figure 1.7.1. Location of peripheral unit control registers (1)



034016	Count start flag 1 (TABSR1)
034116	
034216	One-shot start flag 1 (ONSF1)
034316	Trigger select register 1 (TRGSR1)
034416	Up-down flag 1(UDF1)
34516	
)34616)34716	Timer A5 register (TA5)
)34816	
)34916	Timer A6 register (TA6)
34A16	
34B16	Timer A7 register (TA7)
34C16	
34D16	
34E16	
34F16	
35016	Timer B3 register (TB3)
35116	·
35216	Timer B4 register (TB4)
35316	
35416	Timer B5 register (TB5)
35516	,
35616	Timer A5 mode register (TA5MR)
35716	Timer A6 mode register (TA6MR)
35816 35916	Timer A7 mode register (TA7MR)
35A16	
35B16	Timer B3 mode register (TB3MR)
35C16	Timer B4 mode register (TB3MR)
35D16	Timer B5 mode register (TB5MR)
35E16	Interrupt cause select register 0 (IFSR0)
35F16	Interrupt cause select register 1 (IFSR1)
36016	Clock division counter control register (CDCC)
36116	
36216	
36316	
36416	
36516	
36616	
36716	
36816	
36916	
36A16	
36B16	
36C16	
36D16 36E16	Clock division counter (CDC)
36E16 36F16	Clock division counter (CDC)
37016	
37116	
37216	
37316	
37416	
37516	
37616	UART2 special mode register 2(U2SMR2)
37716	UART2 special mode register (U2SMR)
37816	UART2 transmit/receive mode register (U2MR)
37916	UART2 bit rate generator (U2BRG)
37A16	UART2 transmit buffer register (U2TB)
37B16	
	UART2 transmit/receive control register 0 (U2C0)
1	
1	UART2 transmit/receive control register 1 (U2C1)
)37C16)37D16)37E16)37F16	UART2 transmit/receive control register 1 (U2C1) UART2 receive buffer register (U2RB)

038016	Count start flag 0 (TABSR0)
038116	Clock prescaler reset flag (CPSRF)
038216	One-shot start flag 0 (ONSF0)
038316	Trigger select register 0 (TRGSR0)
038416	Up-down flag 0 (UDF0)
038516	
038616	Timer A0 register (TA0)
038716	Timer A0 register (TA0)
038816	Timer A1 register (TA1)
038916	
038A16	Timer AD register (TAD)
038B16	Timer A2 register (TA2)
038C16	Timer A2 register (TA2)
038D16	Timer A3 register (TA3)
038E16	Timer $\Lambda 4$ register $(T\Lambda 4)$
038F16	Timer A4 register (TA4)
039016	
039116	Timer B0 register (TB0)
039216	Timer P1 register (TP1)
039316	Timer B1 register (TB1)
039416	Timer D0 as sister (TD0)
039516	Timer B2 register (TB2)
039616	Timer A0 mode register (TA0MR)
039716	Timer A1 mode register (TA1MR)
039816	Timer A2 mode register (TA2MR)
039916	Timer A3 mode register (TA3MR)
039A16	Timer A4 mode register (TA4MR)
039B16	Timer B0 mode register (TB0MR)
039C16	Timer B1 mode register (TB1MR)
039D16	Timer B2 mode register (TB2MR)
039E16	
039E16	
	UART0 transmit/receive mode register (U0MR)
03A016	
03A116	UART0 bit rate generator (U0BRG)
03A216	UART0 transmit buffer register (U0TB)
03A316	LIADTO transmit/reasing control register 0 (LIOCO)
03A416	UART0 transmit/receive control register 0 (U0C0)
03A516	UART0 transmit/receive control register 1 (U0C1)
03A616	UART0 receive buffer register (U0RB)
03A716	UART1 transmit/receive mode register (U1MR)
03A816	
03A916	UART1 bit rate generator (U1BRG)
03AA16	UART1 transmit buffer register (U1TB)
03AB16	LIAPT1 transmit/receive control register 0 /LI1C0)
03AC16	UART1 transmit/receive control register 0 (U1C0)
03AD16	UART1 transmit/receive control register 1 (U1C1)
03AE16	UART1 receive buffer register (U1RB)
03AF16	
03B016	UART transmit/receive control register 2 (UCON)
03B116	
03B216	
03B316	Fleeh memory control register (FMOD) (Note 4)
03B416	Flash memory control register (FMCR)(Note 1)
03B516	
03B616	
03B716	
03B816	DMA0 request cause select register (DM0SL)
03B916	
03BA16	DMA1 request cause select register (DM1SL)
03BB16	
03BC16	
03BD16	
03BD16 03BE16	

Note 1: This register is only exist in flash memory version. Note 2: Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

Figure 1.7.2. Location of peripheral unit control registers (2)

03C016	A-D register 0 (AD0)
03C116	
03C216	A-D register 1 (AD1)
03C316	5 ()
03C416	A-D register 2 (AD2)
03C516	
03C616 03C716	A-D register 3 (AD3)
03C816	
03C916	A-D register 4 (AD4)
03CA16	A-D register 5 (AD5)
03CB16	A-D Tegister 5 (ADS)
03CC16	A-D register 6 (AD6)
03CD16	
03CE16	A-D register 7 (AD7)
03CF16 03D016	
03D018	
03D216	
03D316	
03D416	A-D control register 2 (ADCON2)
03D516	
03D616	A-D control register 0 (ADCON0)
03D716	A-D control register 1 (ADCON1)
03D816	D-A register 0 (DA0)
03D916 03DA16	D-A register 1 (DA1)
03DB16	
03DC16	D-A control register (DACON)
03DD16	× , , , ,
03DE16	D-A register 2 (DA2)
03DF16	
03E016	Port P0 register (P0)
03E116 03E216	Port P1 register (P1)
03E316	Port P0 direction register (PD0) Port P1 direction register (PD1)
03E416	Port P2 register (P2)
03E516	Port P3 register (P3)
03E616	Port P2 direction register (PD2)
03E716	Port P3 direction register (PD3)
03E816	Port P4 register (P4)
03E916 03EA16	Port P5 register (P5)
03EB16	Port P4 direction register (PD4) Port P5 direction register (PD5)
03EC16	Port P6 register (P6)
03ED16	Port P7 register (P7)
03EE16	Port P6 direction register (PD6)
03EF16	Port P7 direction register (PD7)
03F016	Port P8 register (P8)
03F116	Port P9 register (P9)
03F216 03F316	Port P8 direction register (PD8)
03F316 03F416	Port P9 direction register (PD9) Port P10 register (P10)
03F516	Port P11 register (P11)
03F616	Port P10 direction register (PD10)
03F716	Port P11 direction register (PD11)
03F816	Port P12 register (P12)
03F916	Port P13 register (P13)
03FA16	Port P12 direction register (PD12)
03FB16	Port P13 direction register (PD13)
03FC16	Pull-up control register 0 (PUR0)
03FD16 03FE16	Pull-up control register 1 (PUR1) Pull-up control register 2 (PUR2)
	Real time port control register 2 (POR2)

Note : Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

Figure 1.7.3. Location of peripheral unit control registers (3)




Software Reset

Writing "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has the same effect as a hardware reset. The contents of internal RAM are preserved.

Figure 1.8.1 shows the processor mode register 0 and 1.

b6 b5 b4 b3 b2 b1 b0	Symbol PM0	Address 000416	When reset XXXX00002	
	Bit symbol	Bit name	Function	RW
	PM00	Processor mode bit	0 0: Single-chip mode 0 1: Must not be set	00
· · · · · · · · · · · · · · · · · · ·	PM01		1 0: Must not be set 1 1: Must not be set	00
	Reserved bit		Must always be set to "0"	00
	PM03	Software reset bit	The device is reset when this bit is set to "1". The value of this bit is "0" when read.	00
	out to be inc		s, write "0". The value, if read, turns	
Difference by the second seco	out to be ind Note: Set bit 1 values t	leterminate. of the protect register (a o this register.	s, write "0". The value, if read, turns address 000A16) to "1" when writing new When reset 0XXXXX002	<u> </u>
b6 b5 b4 b3 b2 b1 b0	out to be inc Note: Set bit 1 values t ster 1 (Note Symbol	determinate. of the protect register (a o this register.) Address	address 000A16) to "1" when writing new	R W
b6 b5 b4 b3 b2 b1 b0	out to be inc Note: Set bit 1 values t ster 1 (Note Symbol PM1	leterminate. of the protect register (a o this register.) Address 000516 Bit name	address 000A16) to "1" when writing new When reset 0XXXXX002	
b6 b5 b4 b3 b2 b1 b0	out to be ind Note: Set bit 1 values t ster 1 (Note Symbol PM1 Bit symbol Reserved bit Nothing is as:	leterminate. of the protect register (a o this register.) Address 000516 Bit name signed. ot to write to these bits	address 000A16) to "1" when writing new When reset 0XXXXX002 Function	R¦W





Software wait

A software wait can be inserted by setting the wait bit (bit 7) of the processor mode register 1 (address 000516). (Note)

A software wait is inserted in the internal ROM/RAM area. When set to "0", each bus cycle is executed in one BCLK cycle. When set to "1", each bus cycle is executed in two BCLK cycles. After the microcomputer has been reset, this bit defaults to "0". Set this bit after referring to the recommended operating conditions (main clock input oscillation frequency) of the electric characteristics.

The SFR area is always accessed in two BCLK cycles regardless of the setting of this control bit.

Table 1.8.1 shows the software waits and bus cycles.

Note: Before attempting to change the contents of the processor mode register 1, set bit 1 of the protect register (address 000A16) to "1".

Table 1.8.1. Software waits and bus cycles

Area	Wait bit	Bus cycle
SFR	Invalid	2 BCLK cycles
Internal	0	1 BCLK cycle
ROM/RAM	1	2 BCLK cycles



Clock Generating Circuit

The clock generating circuit contains two oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units.

	Main clock generating circuit	Sub-clock generating circuit
Use of clock	CPU's operating clock source	CPU's operating clock source
	 Internal peripheral units' 	Timer A/B's count clock
	operating clock source	source
		 Intermittent pullup operation
		clock source of key input
		LCD operation clock source
Usable oscillator	Ceramic or crystal oscillator	Crystal oscillator
Pins to connect oscillator	Xin, Xout	XCIN, XCOUT
Oscillation stop/restart function	Available	Available
Oscillator status immediately after reset	Oscillating	Stopped
Other	Externally derived clock can be in	put

Example of oscillator circuit

Figure 1.9.1 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 1.9.2 shows some examples of sub-clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 1.9.1 and 1.9.2 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.





Figure 1.9.1. Examples of main clock





Clock Control

Figure 1.9.3 shows the block diagram of the clock generating circuit.




Figure 1.9.3. Clock generating circuit



The following paragraphs describes the clocks generated by the clock generating circuit.

(1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock, after switching the operating clock source of CPU to the sub-clock, reduces the power dissipation. After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the main clock oscillation circuit can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 000716). Reducing the drive capacity of the main clock oscillation circuit reduces the power dissipation. This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(2) Sub-clock

The sub-clock is generated by the sub-clock oscillation circuit. No sub-clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 000616), the sub-clock can be selected as the BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that the sub-clock oscillation has fully stabilized before switching.

After the oscillation of the sub-clock oscillation circuit has stabilized, the drive capacity of the sub-clock oscillation circuit can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 000616). Reducing the drive capacity of the sub-clock oscillation circuit reduces the power dissipation. This bit changes to "1" when shifting to stop mode and at a reset.

(3) BCLK

The BCLK is the clock that drives the CPU, and is fc or the clock is derived by dividing the main clock by 1, 2, 4, 8, or 16. The BCLK is derived by dividing the main clock by 8 after a reset.

The main clock division select bit 0(bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(4) Peripheral function clock (f1, f8, f32, fAD)

The clock for the peripheral devices is derived from the main clock or by dividing it by 1, 8, or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to "1" and then executing a WAIT instruction.

(5) fC132

This clock is derived by dividing the sub-clock by 1 or 32. The clock is selected by fC132 clock select bit (bit4 at address 000716). It is used for the timer A and timer B counts, intermittent pull up operation of key input.

(6) fC

This clock has the same frequency as the sub-clock. It is used for the BCLK and for the watchdog timer. Figure 1.9.4 shows the system clock control registers 0 and 1.



┹╤┹╤┹╕	04 b3 b2 b1 b0	Symbol CM0	Address 000616	When reset 4816	
		Bit symbol	Bit name	Function	RW
		CM00	Clock output function select bit	0 0 : I/O port P57	00
		CM01		0 1 : fc1 output 1 0 : f1 output 1 1 : Clock divide counter output	00
	·	CM02	WAIT peripheral function clock stop bit	0 : Do not stop peripheral function clock in wait mode 1 : Stop peripheral function clock in wait mode (Note 8)	00
		CM03	XCIN-XCOUT drive capacity select bit (Note 2)	0 : LOW 1 : HIGH	00
		CM04	Sub clock (XCIN-XCOUT) oscillation enable bit	0 : Off 1 : On	00
		CM05	Main clock (XIN-XOUT) stop bit (Note 3, 4, 5)	0 : On 1 : Off	00
		CM06	Main clock division select bit 0 (Note 7)	0 : CM16 and CM17 valid 1 : Division by 8 mode	00
		CM07	System clock select bit (Note 6)	0 : XIN, XOUT 1 : XCIN, XCOUT	00
Note 6: S to to Note 7: T s	bulled up to XO Sub clock (XCIN to this bit from ' o "0" and stabil 'his bit change: shifting from lov	UT ("H") via th I-XCOUT) oscil (0" to "1". Do lize the main o s to "1" when v-speed/low p	e feedback resistor. lation enable bit (CM04) t not write to both bits at th clock oscillating before se shifting from high-speed/ ower dissipation mode tc	back resistor remains being connected, so XIN turns to "1" and stabilize the sub-clock oscillating before a le same time. And also, set the main clock stop bit titing this bit from "1" to "0". medium-speed mode to stop mode and at a reset. No stop mode, the value before stop mode is retained using low-speed or low power dissipation mode.	setting (CM05) When
Note 6: S ta Note 7: T S Note 8: fa	bulled up to Xo Sub clock (XCIN o this bit from ' o "O" and stabil his bit change shifting from low C132, fC1, fC32 i clock contro	UT ("H") via th I-XCOUT) oscil '0" to "1". Do lize the main o s to "1" when v-speed/low p s not included	e feedback resistor. lation enable bit (CM04) t not write to both bits at th clock oscillating before se shifting from high-speed/i oower dissipation mode to 1. Do not set to "1" when to (Note 1)	to "1" and stabilize the sub-clock oscillating before s le same time. And also, set the main clock stop bit sting this bit from "1" to "0". medium-speed mode to stop mode and at a reset. N stop mode, the value before stop mode is retained	setting (CM05) When
Note 6: S ta Note 7: T S Note 8: fo	bulled up to XO Sub clock (XCIN o this bit from ' o "0" and stabil his bit change: thifting from lov C132, fC1, fC32 i clock contro	UT ("H") via th I-XCOUT) oscii 10" to "1". Do ize the main (s to "1" when w-speed/low p s not included I register 1 Symbol CM1	e feedback resistor. lation enable bit (CM04) t not write to both bits at th clock oscillating before se shifting from high-speed/ bower dissipation mode to 1. Do not set to "1" when to (Note 1) Address	to "1" and stabilize the sub-clock oscillating before seame time. And also, set the main clock stop bit stiting this bit from "1" to "0". medium-speed mode to stop mode and at a reset. I o stop mode, the value before stop mode is retained using low-speed or low power dissipation mode.	setting (CM05) When I.
Note 6: S ta Note 7: T S Note 8: fa	bulled up to XO Sub clock (XCIN o this bit from ' o "0" and stabil his bit change: thifting from lov C132, fC1, fC32 i clock contro	UT ("H") via th I-XCOUT) oscil 0" to "1". Do lize the main o s to "1" when v-speed/low p s not included I register 1 Symbol	e feedback resistor. lation enable bit (CM04) t not write to both bits at th clock oscillating before se shifting from high-speed/ ower dissipation mode to 1. Do not set to "1" when to (Note 1) Address 000716 Bit name All clock stop control bit	when reset 2016 When set 2016 0 : Clock on	setting (CM05) When
Note 6: S ta Note 7: T S Note 8: fa	bulled up to XO Sub clock (XCIN o this bit from ' o "0" and stabil his bit change: thifting from lov C132, fC1, fC32 i clock contro	UT ("H") via th I-XCOUT) oscil 0" to "1". Do lize the main of s to "1" when w-speed/low p s not included I register 1 Symbol CM1 Bit symbol	e feedback resistor. lation enable bit (CM04) t not write to both bits at th clock oscillating before se shifting from high-speed/to ower dissipation mode to d. Do not set to "1" when to (Note 1) Address 000716 Bit name All clock stop control bit (Note 4)	to "1" and stabilize the sub-clock oscillating before as the main clock stop bit setting this bit from "1" to "0". medium-speed mode to stop mode and at a reset. No stop mode, the value before stop mode is retained using low-speed or low power dissipation mode. When reset 2016 Function	Ketting (CM05) When I.
Note 6: S ta Note 7: T S Note 8: fa	bulled up to XO Sub clock (XCIN o this bit from ' o "0" and stabil his bit change: thifting from lov C132, fC1, fC32 i clock contro	UT ("H") via th I-XCOUT) oscil '0" to "1". Do lize the main of s to "1" when v-speed/low p s not included I register 1 Symbol CM1 Bit symbol CM10	e feedback resistor. lation enable bit (CM04) t not write to both bits at th clock oscillating before se shifting from high-speed/to ower dissipation mode to d. Do not set to "1" when to (Note 1) Address 000716 Bit name All clock stop control bit (Note 4) bit	when reset 2016 When clock off (stop mode) 0 : Clock on 1 : All clocks off (stop mode)	RW
Note 6: S ta Note 7: T S Note 8: fa	bulled up to XO Sub clock (XCIN o this bit from ' o "0" and stabil his bit change: thifting from lov C132, fC1, fC32 i clock contro	UT ("H") via th I-XCOUT) oscil '0" to "1". Do lize the main d s to "1" when v-speed/low p s not included I register 1 Symbol CM1 Bit symbol CM10 Reserved	e feedback resistor. lation enable bit (CM04) t not write to both bits at th clock oscillating before se shifting from high-speed/ bower dissipation mode to 1. Do not set to "1" when the (Note 1) Address 000716 Bit name All clock stop control bit (Note 4) bit	when reset 2016 2016 2016 2016 2017 2018 20 20 20 20 20 20 20 20 20 20	R W
Note 6: S ta Note 7: T S Note 8: fa	bulled up to XO Sub clock (XCIN o this bit from ' o "0" and stabil his bit change: thifting from lov C132, fC1, fC32 i clock contro	UT ("H") via th I-XCOUT) oscil '0" to "1". Do ize the main of s to "1" when w-speed/low p s not included I register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved	e feedback resistor. lation enable bit (CM04) t not write to both bits at th clock oscillating before se shifting from high-speed/ bower dissipation mode to 1. Do not set to "1" when the (Note 1) Address 000716 Bit name All clock stop control bit (Note 4) bit	to "1" and stabilize the sub-clock oscillating before a seame time. And also, set the main clock stop bit stituting this bit from "1" to "0". medium-speed mode to stop mode and at a reset. Very stop mode, the value before stop mode is retained using low-speed or low power dissipation mode. When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Must always be set to "0"	R W 00
Note 6: S ta Note 7: T S Note 8: fa	bulled up to XO Sub clock (XCIN o this bit from ' o "0" and stabil his bit change: thifting from lov C132, fC1, fC32 i clock contro	UT ("H") via th I-XCOUT) oscil i0" to "1". Do ize the main of s to "1" when w-speed/low p s not included I register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved Reserved	e feedback resistor. lation enable bit (CM04) t not write to both bits at th clock oscillating before se shifting from high-speed/ ower dissipation mode to 1. Do not set to "1" when to (Note 1) Address 000716 Bit name All clock stop control bit (Note 4) bit bit	to "1" and stabilize the sub-clock oscillating before size same time. And also, set the main clock stop bit string this bit from "1" to "0". medium-speed mode to stop mode and at a reset. Version stop mode, the value before stop mode is retained using low-speed or low power dissipation mode. When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Must always be set to "0" Must always be set to "0" 0 : fc32	R W O O O O O O
Note 6: S ta Note 7: T S Note 8: fa	bulled up to XO Sub clock (XCIN o this bit from ' o "0" and stabil his bit change: thifting from lov C132, fC1, fC32 i clock contro	UT ("H") via th I-XCOUT) oscil i0" to "1". Do ize the main os s to "1" when w-speed/low p s not included I register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved CM14	e feedback resistor. lation enable bit (CM04) t not write to both bits at th clock oscillating before se shifting from high-speed/ oower dissipation mode to 1. Do not set to "1" when the (Note 1) Address 000716 Bit name All clock stop control bit (Note 4) bit bit fc132 clock select bit XIN-XOUT drive capacity select bit (Note 2) Main clock division	o "1" and stabilize the sub-clock oscillating before size same time. And also, set the main clock stop bit string this bit from "1" to "0". medium-speed mode to stop mode and at a reset. Version stop mode, the value before stop mode is retained using low-speed or low power dissipation mode. When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Must always be set to "0" Must always be set to "0" 0 : fc32 1 : fc1 0 : LOW 1 : HIGH b7b6 0 : No division mode	R W O O O O O O O O O O O O O O O O O O O O O O O O
Note 6: S ta Note 7: T S Note 8: fo	bulled up to XO Sub clock (XCIN o this bit from ' o "0" and stabil his bit change: thifting from lov C132, fC1, fC32 i clock contro	UT ("H") via th I-XCOUT) oscil '0" to "1". Do ize the main of s to "1" when w-speed/low p s not included I register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved CM14 CM15	e feedback resistor. lation enable bit (CM04) t not write to both bits at th clock oscillating before se shifting from high-speed/ ower dissipation mode to 1. Do not set to "1" when to (Note 1) Address 000716 Bit name All clock stop control bit (Note 4) bit bit fc132 clock select bit XIN-XOUT drive capacity select bit (Note 2)	or "1" and stabilize the sub-clock oscillating before size same time. And also, set the main clock stop bit string this bit from "1" to "0". medium-speed mode to stop mode and at a reset. Version mode, the value before stop mode is retained using low-speed or low power dissipation mode. When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Must always be set to "0" Must always be set to "0" 0 : fc32 1 : fc1 0 : LOW 1 : HIGH	R W O O O O O O O O O O O O

Figure 1.9.4. System clock control registers 0 and 1



Clock Output

The clock output function select bit allows you to choose the clock from f1, fC1, or a divide-by-n clock that is output from the P57/CKOUT pin. The clock divide counter is an 8-bit counter whose count source is f32, and its divide ratio can be set in the range of 0016 to FF16. Also, the clock divided counter can be controlled for start or stop by the clock divide counter start flag. Figure 1.9.5 shows a block diagram of clock output. Figure 1.9.6 shows a clock divided counter related register.




Figure 1.9.5. Block diagram of clock output




Figure 1.9.6. Clock divided counter related register



Stop Mode

Writing "1" to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC remains above 2V.

Because the oscillation, BCLK, f1 to f32, fC, fC132, fC1, fC32 and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer A and timer B operate provided that the event counter mode is set to an external pulse, and UART0 to UART2 functions provided an external clock is selected. Table 1.9.2 shows the status of the ports in stop mode.

Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled. If returning by an interrupt, that interrupt routine is executed.

When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock division select bit 0 (bit 6 at address 000616) is set to "1". When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

Table 1.9.2. Port status during stop mode

	Pin	Status
Port		Retains status before stop mode
СКоит	When fC1 selected	"H"
	When f1, clock devided counter output selected	Retains status before stop mode

Wait Mode

When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. However, peripheral function clock fC132, fC1, and fC32 do not stop so that the peripherals using fC132, fC1, and fC32 do not contribute to the power saving. When the MCU running in low-speed or low power dissipation mode, do not enter WAIT mode with this bit set to "1". Table 1.9.3 shows the status of the ports in wait mode.

Wait mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel wait mode, that interrupt must first have been enabled. If an interrupt is used to cancel wait mode, the microcomputer restarts from the interrupt routine using as BCLK, the clock that had been selected when the WAIT instruction was executed.

Table 1.9.3.	Port status	durina	wait mode
	i on ottatao	aanng	mant mode

	Pin	Status
Port		Retains status before wait mode
СКоит	When fC1 selected	Does not stop
	When f1, clock devided counter output selected	Retains status before stop mode
		Does not stop when the WAIT peripheral
		function clock stop bit is "0".
		When the WAIT peripheral function clock
		stop bit is "1", the status immediately prior
		to entering wait mode is main-tained.



Status Transition Of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 1.9.4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

When reset, the device starts in division by 8 mode. The main clock division select bit 0(bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. The following shows the operational modes of BCLK.

(1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

(2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

(3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. When reset, the device starts operating from this mode. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4 mode, the main clock must be oscillating stably. When going to low-speed or lower power consumption mode, make sure the sub-clock is oscillating stably.

(4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

(5) No-division mode

The main clock is divided by 1 to obtain the BCLK.

(6) Low-speed mode

fc is used as the BCLK. Note that oscillation of both the main and sub-clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the subclock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.

(7) Low power dissipation mode

fc is the BCLK and the main clock is stopped.

Note : Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which the count source is going to be switched must be oscillating stably. Allow a wait time in software for the oscillation to stabilize before switching over the clock.

CM17	CM16	CM07	CM06	CM05	CM04	Operating mode of BCLK
0	1	0	0	0	Invalid	Division by 2 mode
1	0	0	0	0	Invalid	Division by 4 mode
Invalid	Invalid	0	1	0	Invalid	Division by 8 mode
1	1	0	0	0	Invalid	Division by 16 mode
0	0	0	0	0	Invalid	No-division mode
Invalid	Invalid	1	Invalid	0	1	Low-speed mode
Invalid	Invalid	1	Invalid	1	1	Low power dissipation mode

Table 1.9.4. Operating modes dictated by settings of system clock control registers 0 and 1



Power control

The following is a description of the three available power control modes:

Modes

Power control is available in three modes.

(a) Normal operation mode

• High-speed mode

Divide-by-1 frequency of the main clock becomes the BCLK. The CPU operates with the internal clock selected. Each peripheral function operates according to its assigned clock.

Medium-speed mode

Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates according to the internal clock selected. Each peripheral function operates according to its assigned clock.

Low-speed mode

fc becomes the BCLK. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. Each peripheral function operates according to its assigned clock.

• Low power consumption mode

The main clock operating in low-speed mode is stopped. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. The only peripheral functions that operate are those with the sub-clock selected as the count source.

(b) Wait mode

The CPU operation is stopped. The oscillators do not stop.

(c) Stop mode

All oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes listed here, is the most effective in decreasing power consumption.

Figure 1.9.7 is the state transition diagram of the above modes.






Figure 1.9.7. State transition diagram of Power control mode



Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 1.9.8 shows the protect register. The values in the processor mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616), system clock control register 1 (address 000716) can only be changed when the respective bit in the protect register is set to "1".

The system clock control registers 0 and 1 write-enable bit (bit 0 at 000A16) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A16) do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0".




Figure 1.9.8. Protect register



Overview of Interrupt

Type of Interrupts

Figure 1.10.1 lists the types of interrupts.




Figure 1.10.1. Classification of interrupts

Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>can be changed</u> by priority level.
 Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.



Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

• Undefined instruction interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow interrupt

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to "1". The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT interrupt

An INT interrupt occurs when specifying one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/ O interrupt does.

The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.

So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. If change the U flag to "0" and select the interrupt stack pointer (ISP), and then execute an interrupt sequence. When returning from the interrupt routine, the U flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.



Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral I/O interrupts.

(1) Special interrupts

Special interrupts are non-maskable interrupts.

Reset

Reset occurs if an "L" is input to the $\overline{\text{RESET}}$ pin.

NMI interrupt

An $\overline{\text{NMI}}$ interrupt occurs if an "L" is input to the $\overline{\text{NMI}}$ pin.

DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

Watchdog timer interrupt

Generated by the watchdog timer.

Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed.

Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to "1". If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs.

(2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.

Bus collision detection interrupt

This is an interrupt that the serial I/O bus collision detection generates.

DMA0 interrupt, DMA1 interrupt

These are interrupts that DMA generates.

• Key-input interrupt

A key-input interrupt occurs if either a falling edge or a both edge is input to the \overline{KI} pin.

A-D conversion interrupt

This is an interrupt that the A-D converter generates.

• UART0, UART1, UART2 transmission interrupt

These are interrupts that the serial I/O transmission generates.

• UART0, UART1, UART2 reception interrupt

These are interrupts that the serial I/O reception generates.

- Timer A0 interrupt through timer A7 interrupt These are interrupts that timer A generates
- Timer B0 interrupt through timer B5 interrupt These are interrupts that timer B generates.

• INTO interrupt through INT5 interrupt


An INT interrupt occurs if either a rising edge or a falling edge or a both edge is input to the INT pin.



Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 1.10.2 shows the format for specifying the address.

Two types of interrupt vector tables are available — fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.





• Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 1.10.1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 1.10.1	. Interrupts assigned to the	fixed vector tables and	addresses of vector tables
--------------	------------------------------	-------------------------	----------------------------

Interrupt source	Vector table addresses	Remarks	
	Address (L) to address (H)		
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction	
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction	
BRK instruction	FFFE416 to FFFE716	If the vector contains FF16, program execution starts from	
		the address shown by the vector in the variable vector table	
Address match	FFFE816 to FFFEB16	There is an address-matching interrupt enable bit	
Single step (Note)	FFFEC16 to FFFEF16	Do not use	
Watchdog timer	FFFF016 to FFFF316		
DBC (Note) FFFF416 to FFFF7		Do not use	
NMI	FFFF816 to FFFFB16	External interrupt by input to NMI pin	
Reset	FFFFC16 to FFFFF16		

Note: Interrupts used for debugging purposes only.



Variable vector tables

The addresses in the variable vector table can be modified, according to the user's settings. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 1.10.2 shows the interrupts assigned to the variable vector tables and addresses of vector tables.

Table 1 10 2	Interrupts assigned to the variable vector tables and addresses of vector ta	hles
	interrupts assigned to the variable vector tables and addresses of vector ta	INICO

Software interrupt number	Vector table address Address (L) to address (H)	Interrupt source	Remarks
Software interrupt number 0	+0 to +3 (Note 1)	BRK instruction	Cannot be masked I flag
Software interrupt number 4	+16 to +19 (Note 1)	INT3	
Software interrupt number 5	+20 to +23 (Note 1)	Timer B5	
Software interrupt number 6	+24 to +27 (Note 1)	Timer B4	
Software interrupt number 7	+28 to +31 (Note 1)	Timer B3	
Software interrupt number 8	+32 to +35 (Note 1)	Timer A7	
Software interrupt number 9	+36 to +39 (Note 1)	Timer A6	
Software interrupt number 10	+40 to +43 (Note 1)	Timer A5/Bus collision detection (Note 2)	
Software interrupt number 11	+44 to +47 (Note 1)	DMA0	
Software interrupt number 12	+48 to +51 (Note 1)	DMA1	
Software interrupt number 13	+52 to +55 (Note 1)	Key input interrupt	
Software interrupt number 14	+56 to +59 (Note 1)	A-D	
Software interrupt number 15	+60 to +63 (Note 1)	UART2 transmit / NACK (Note 3)	
Software interrupt number 16	+64 to +67 (Note 1)	UART2 receive / ACK (Note 3)	
Software interrupt number 17	+68 to +71 (Note 1)	UART0 transmit	
Software interrupt number 18	+72 to +75 (Note 1)	UART0 receive	
Software interrupt number 19	+76 to +79 (Note 1)	UART1 transmit	
Software interrupt number 20	+80 to +83 (Note 1)	UART1 receive	
Software interrupt number 21	+84 to +87 (Note 1)	Timer A0	
Software interrupt number 22	+88 to +91 (Note 1)	Timer A1	
Software interrupt number 23	+92 to +95 (Note 1)	Timer A2	
Software interrupt number 24	+96 to +99 (Note 1)	Timer A3/INT4 (Note 4)	
Software interrupt number 25	+100 to +103 (Note 1)	Timer A4/INT5 (Note 4)	
Software interrupt number 26	+104 to +107 (Note 1)	Timer B0	
Software interrupt number 27	+108 to +111 (Note 1)	Timer B1	
Software interrupt number 28	+112 to +115 (Note 1)	Timer B2	
Software interrupt number 29	+116 to +119 (Note 1)	INT0	
Software interrupt number 30	+120 to +123 (Note 1)	INT1	
Software interrupt number 31	+124 to +127 (Note 1)	INT2	
Software interrupt number 32	+128 to +131 (Note 1)		
to Software interrupt number 63	to +252 to +255 (Note 1)	Software interrupt	Cannot be masked I flag

Note 1: Address relative to address in interrupt table register (INTB).

Note 2: It is selected by interrupt request cause select bit (bit 4 in address 035E16).

Note 3: When IIC mode is selected, NACK and ACK interrupts are selected.

Note 4: It is selected by interrupt request cause select bit (bit 6, 7 in address 035F16).



Interrupt Control

Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.

Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority level selection bit, or processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).

Figure 1.10.3 shows the memory map of the interrupt control registers.




Figure 1.10.3. Interrupt control registers



Interrupt Enable Flag (I flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting it to "0" disables all maskable interrupts. This flag is set to "0" after reset.

Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1").



Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to "0" disables the interrupt.

Table 1.10.3 shows the settings of interrupt priority levels and Table 1.10.4 shows the interrupt levels enabled, according to the contents of the IPL.

The following are conditions under which an interrupt is accepted:

- \cdot interrupt enable flag (I flag) = 1
- interrupt request bit = 1
- \cdot interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

Interrupt priorit level select bit		Priority order
b2 b1 b0		
0 0 0	Level 0 (interrupt disabled)	
0 0 1	Level 1	Low
0 1 0	Level 2	
0 1 1	Level 3	
1 0 0	Level 4	
1 0 1	Level 5	
1 1 0	Level 6	
1 1 1	Level 7	High

Table 1.10.3. Settings of interrupt priority levels

Table 1.10.4. Interrupt levels enabled according to the contents of the IPL

IPL	Enabled interrupt priority levels
IPL2 IPL1 IPL0	
0 0 0	Interrupt levels 1 and above are enabled
0 0 1	Interrupt levels 2 and above are enabled
0 1 0	Interrupt levels 3 and above are enabled
0 1 1	Interrupt levels 4 and above are enabled
1 0 0	Interrupt levels 5 and above are enabled
1 0 1	Interrupt levels 6 and above are enabled
1 1 0	Interrupt levels 7 and above are enabled
1 1 1	All maskable interrupts are disabled



Rewrite the interrupt control register

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example 1:

INT_SWITC	H1:	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Clear TA0IC int. priority level and int. request bit.
NOP		; Four NOP instructions are required when using HOLD function.
NOP		
FSET	I	; Enable interrupts.

Example 2:

INT_SWITCH	12:	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Clear TA0IC int. priority level and int. request bit.
MOV.W	MEM, R0	; Dummy read.
FSET	I.	; Enable interrupts.

Example 3:

INT_SWITCH	H3:	
PUSHC	FLG	; Push Flag register onto stack
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Clear TAOIC int. priority level and int. request bit.
POPC	FLG	; Enable interrupts.

The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET



Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the following in sequence given:

- (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016. After this, the corresponding interrupt request bit becomes "0".
- (2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
- (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed)
- (4) Saves the content of the temporary register (Note) within the CPU in the stack area.
- (5) Saves the content of the program counter (PC) in the stack area.
- (6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 1.10.4 shows the interrupt response time.




Figure 1.10.4. Interrupt response time



Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).

Time (b) is as shown in Table 1.10.5.

Table 1.10.5.	Time required for executing the interrupt sequence
---------------	--

Interrupt vector address	Stack pointer (SP) value	16-Bit bus, without wait	8-Bit bus, without wait
Even	Even	18 cycles (Note 1)	20 cycles (Note 1)
Even	Odd	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Even	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Odd	20 cycles (Note 1)	20 cycles (Note 1)

Note 1: Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address coincidence interrupt or of a single-step interrupt.

Note 2: Locate an interrupt vector address in an even address, if possible.




Figure 1.10.5. Time required for executing the interrupt sequence

Variation of IPL when Interrupt Request is Accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL. If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 1.10.6 is set in the IPL.

Interrupt sources without priority levels	Value set in the IPL
Watchdog timer, MI	7
Reset	0
Other	Not changed



Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.

First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8 lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the program counter. Figure 1.10.6 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.

Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).




Figure 1.10.6. State of stack before and after acceptance of interrupt request



The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer, at the time of acceptance of an interrupt request, is even or odd. If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 1.10.7 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the stack pointer indicated by the U flag. Otherwise, it is the interrupt stack pointer (ISP).




Figure 1.10.7. Operation of saving registers



Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes. Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.

Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.

Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.

Figure 1.10.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.


Reset > NMI > DBC > Watchdog timer > Peripheral I/O > Single step > Address match

Figure 1.10.8. Hardware interrupts priorities

Interrupt resolution circuit

When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority level. Figure 1.10.9 shows the circuit that judges the interrupt priority level.







INT Interrupt

INT0 to INT5 are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit. Of interrupt control registers, 005816 is used both as timer A3 and external interrupt INT4 input control register, and 005916 is used both as timer A4 and as external interrupt INT5 input control register. Use the interrupt request cause select bits - bits 6 and 7 of the interrupt request cause select register 1 (address 035F16) - to specify which interrupt request cause to select. When INT4 is selected as an interrupt source, the input port for it can be selected by bits 0 and 1 of the interrupt source select register 0 (address 035E16). Similarly, when INT5 is selected as an interrupt source, the input port for it can be selected by bits 2 and 3 of the interrupt source select register 0 (address 035E16). After having set an interrupt request cause and interrupt input ports, be sure to set the corresponding interrupt request bit to "0" before enabling an interrupt.

Either of the interrupt control registers - 005816, 005916 - has the polarity-switching bit. Be sure to set this bit to "0" to select an timer as the interrupt request cause.

As for external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting "1" in the INTi interrupt polarity switching bit of the interrupt request cause select register 1 (035F16). To select two edges, set the polarity switching bit of the corresponding interrupt control register to 'falling edge' ("0").

When $\overline{INT4}$ input pin select bits = "11", $\overline{INT4}$ interrupt polarity switching bit = "0", and polarity select bit = "1" of the $\overline{INT4}$ interrupt control register, an interrupt is generated by a rising edge on the input port when the exclusive pin is "H", as shown by "Single edge, Rise" in Figure 1.10.12. When the exclusive pin is "H", interrupts can only be generated by an active transition on a single edge. The same applies to $\overline{INT5}$.

Figure 1.10.10 shows the interrupt request cause select register.




Figure 1.10.10. Interrupt request cause select registers 0, 1






Figure 1.10.11. Constitution of INT4 and INT5




Figure 1.10.12. Typical timings in two input interrupt of INT4 and INT5 selected

NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when the input to the P77/ $\overline{\text{NMI}}$ pin changes from "H" to "L". The $\overline{\text{NMI}}$ interrupt is a non-maskable external interrupt. The pin level can be checked in the port P77 register (bit 7 at address 03ED16).

This pin cannot be used as a normal port input.



Key Input Interrupt

A key input interrupt request is generated when an active edge selected by the key input mode register's P1, P2 key input select bits occurs on one of input ports P10 to P17, P20 to P27, or P30 to P33 whose direction register is set for input and which has been enabled for key input by the key input enable bit. For P30 to P33, key input interrupt requests are always generated by a falling edge.

A key input interrupt can also be used as a key-on wakeup function for cancelling the wait mode or stop mode. When using an oscillator connected between XCIN—XCOUT and the corresponding port has been set to have a pullup, if the P1, P2 key input select bits (bits 0, 2 at address 012616) are set for "Two edges" and the P1, P2 key input enable bits (bits 1, 3 at address 012616) are "Enabled", pullups on P10 to P17 and P20 to P27 are automatically turned on and the port is pulled "H" for only a period of about 244 us (Note) at intervals of approximately 7.8 ms (Note), as shown in Figure 1.10.15. And if the key input enable bit (bit 1, 3 and 4 at the address 012616) is set to "enable", sometimes the interrupt request bit may be set to "1", therefore set the interrupt request bit to "0" with a program.

Figure 1.10.13 shows a block diagram for key input interrupts. Note that when a "L" signal is applied to any pin which has had its key input enable bit set to "0" and is not processed for input inhibition, input to other pins are not detected as an interrupt. The fC32 is affected by a clock prescaler reset flag.

Note : XCIN = 32.768kHz




Figure 1.10.13. Block diagram of key input interrupt






Figure 1.10.14. Key input mode register




Figure 1.10.15. Intermittent pull-up operation



Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). The value of the program counter (PC) for an address match interrupt varies depending on the instruction being executed. Figure 1.10.16 shows the address match interrupt-related registers.

Address match interrupt enable register When reset Symbol Address AIER 000916 XXXXXX002 Bit symbol Bit name Function RW Address match interrupt 0 AIER0 0 : Interrupt disabled 00 enable bit 1 : Interrupt enabled Address match interrupt 1 AIER1 0 : Interrupt disabled 00 enable bit 1 : Interrupt enabled Nothing is assigned. In an attempt to write to these bits, write "0". The value, if read, turns out to be indeterminated. Address match interrupt register i (i = 0, 1) (b19) (b16)(b15) (h8) Address When reset Symbol b0 b' b0 b RMAD0 001216 to 001016 X0000016 001616 to 001416 RMAD1 X0000016 Function Values that can be set RW Address setting register for address match interrupt 0000016 to FFFF16 oio Nothing is assigned. In an attempt to write to these bits, write "0". The value, if read, turns out to be indeterminated.

Figure 1.10.16. Address match interrupt-related registers



Precautions for Interrupts

(1) Reading address 0000016

• When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0".

Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0". Though the interrupt is generated, the interrupt routine may not be executed.

Do not read address 0000016 by software.

(2) Setting the stack pointer

The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt. When using the NMI interrupt, initialize the stack pointer at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the NMI interrupt is prohibited.

(3) The NMI interrupt

- •The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc via a resistor (pull-up) if unused. Be sure to work on it.
- The NMI pin also serves as P77, which is exclusively input. Reading the contents of the P7 register allows reading the pin value. Use the reading of this pin only for establishing the pin level at the time when the NMI interrupt is input.
- Do not reset the CPU with the input to the $\overline{\text{NMI}}$ pin being in the "L" state.
- Do not attempt to go into stop mode with the input to the NMI pin being in the "L" state. With the input to the NMI being in the "L" state, the CM10 is fixed to "0", so attempting to go into stop mode is turned down.
- Do not attempt to go into wait mode with the input to the NMI pin being in the "L" state. With the input to the NMI pin being in the "L" state, the CPU stops but the oscillation does not stop, so no power is saved. In this instance, the CPU is returned to the normal state by a later interrupt.
- Signals input to the NMI pin require an "L" level of 1 clock or more, from the operation clock of the CPU.

(4) External interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins INTo through INT5 regardless of the CPU operation clock.
- When the polarity of the INTo to INT5 pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0". Figure 1.10.17 shows the procedure for changing the INT interrupt generate factor.






Figure 1.10.17. Switching condition of INT interrupt request



(5) Rewrite the interrupt control register

• To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example 1: INT_SWITCI FCLR AND.B NOP NOP FSET	H1: I #00h, 0055h I	; Disable interrupts. ; Clear TA0IC int. priority level and int. request bit. ; Four NOP instructions are required when using HOLD function. ; Enable interrupts.
Example 2: INT_SWITC FCLR AND.B MOV.W FSET	I	; Disable interrupts. ; Clear TA0IC int. priority level and int. request bit. ; Dummy read. ; Enable interrupts.
POPC	FLG I #00h, 0055h FLG	; Push Flag register onto stack ; Disable interrupts. ; Clear TA0IC int. priority level and int. request bit. ; Enable interrupts. uctions (four when using the HOLD function) or dummy read are inserted
before FSET I in	Examples 1 a	uctions (four when using the HOLD function) or dummy read are inserted and 2 is to prevent the interrupt enable flag I from being set before the

interrupt control register is rewritten due to effects of the instruction queue.

• When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET



Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. When XIN is selected for the BCLK, bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the BCLK, the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F16). Thus the watchdog timer's period can be calculated as given below. The watchdog timer's period is, however, subject to an error due to the prescaler.

With XIN chosen for BCLK

Watchdog timer period =	prescaler dividing ratio (16 or 128) X watchdog timer count (32768)
Materialog timer perioa =	BCLK

With XCIN chosen for BCLK

Watchdog timer period = <u>prescaler dividing ratio (2) X watchdog timer count (32768)</u> BCLK

For example, suppose that BCLK runs at 10 MHz and that 16 has been chosen for the dividing ratio of the prescaler, then the watchdog timer's period becomes approximately 52.4 ms.

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E16) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16). In stop mode and wait mode, the watchdog timer and prescaler are both stopped. The count is started by eriting to the watchdog timer start register (address 000E16). In stop mode and wait mode, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 1.11.1 shows the block diagram of the watchdog timer. Figure 1.11.2 shows the watchdog timer-related registers.




Figure 1.11.1. Block diagram of watchdog timer






Figure 1.11.2. Watchdog timer control and start registers



DMAC

This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a higher right of using the bus than the CPU, which leads to working the cycle stealing method. On this account, the operation from the occurrence of DMA transfer request signal to the completion of 1-word (16-bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 1.12.1 shows the block diagram of the DMAC. Table 1.12.1 shows the DMAC specifications. Figures 1.12.2 to 1.12.4 show the registers used by the DMAC.




Figure 1.12.1. Block diagram of DMAC

Either a write signal to the software DMA request bit or an interrupt request signal is used as a DMA transfer request signal. But the DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level. The DMA transfer doesn't affect any interrupts either.

If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA transfer cycle, there can be instances in which the number of transfer requests doesn't agree with the number of transfers. For details, see the description of the DMA request bit.



Table 1.12.1. DMAC specifications

Item	Specification
No. of channels	2 (cycle steal method)
Transfer memory space	 From any address in the 1M bytes space to a fixed address
	 From a fixed address to any address in the 1M bytes space
	 From a fixed address to a fixed address
	(Note that DMA-related registers [002016 to 003F16] cannot be accessed)
Maximum No. of bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)
DMA request factors (Note)	Falling edge of INT0 or INT1 or both edge
	Timer A0 to timer A7 interrupt requests
	Timer B0 to timer B5 interrupt requests
	UART0 transfer and reception interrupt requests
	UART1 transfer and reception interrupt requests
	UART2 transfer and reception interrupt requests
	A-D conversion interrupt requests
	Software triggers
Channel priority	DMA0 takes precedence if DMA0 and DMA1 requests are generated simultaneously
Transfer unit	8 bits or 16 bits
Transfer address direction	forward/fixed (forward direction cannot be specified for both source and
	destination simultaneously)
Transfer mode	Single transfer mode
	After the transfer counter underflows, the DMA enable bit turns to
	"0", and the DMAC turns inactive
	Repeat transfer mode
	After the transfer counter underflows, the value of the transfer counter
	reload register is reloaded to the transfer counter.
	The DMAC remains active unless a "0" is written to the DMA enable bit.
DMA interrupt request generation timing	When an underflow occurs in the transfer counter
Active	When the DMA enable bit is set to "1", the DMAC is active.
	When the DMAC is active, data transfer starts every time a DMA
	transfer request signal occurs.
Inactive	When the DMA enable bit is set to "0", the DMAC is inactive.
	 After the transfer counter underflows in single transfer mode
Reload timing for forward ad-	At the time of starting data transfer immediately after turning the DMAC active, the
dress pointer and transfer	value of one of source pointer and destination pointer - the one specified for the
counter	forward direction - is reloaded to the forward direction address pointer, and the value
counter	of the transfer counter reload register is reloaded to the transfer counter.
Writing to register	Registers specified for forward direction transfer are always write enabled.
	Registers specified for fixed address transfer are write-enabled when
	the DMA enable bit is "0".
Reading the register	Can be read at any time.
Reading the register	Can be read at any time. However, when the DMA enable bit is "1", reading the register set up as the

Note: DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level.






Figure 1.12.2. DMAC register (1)






Figure 1.12.3. DMAC register (2)



(b23) b7 b3	(b16)(b15) b0 b7	(b8) b0 b7	b0		Address 02216 to 002016 03216 to 003016	When reset Indeterminate Indeterminat
			Function		Transfer addres	^{is} R W
		Source pointer Stores the source	ce address		0000016 to FFFF	F16 O O
		Nothing is assigned. In an attempt to write		"0". The value, if rea	ad, turns out to be "0".	
DMAi destination point (b19) (b19)	n pointer (i = 0, 1) (b16)(b15) $b7$	(b8) b0 b7	b0		Address 02616 to 002416 03616 to 003416	When reset Indeterminat Indeterminat
			Function		Transfer addres specification	ss R W
		Destination point Stores the destination			0000016 to FFFF	F16 0 0
		Nothing is assigned. In an attempt to write		"0". The value, if rea	ad, turns out to be "0".	
MAi transfer co	bunter (i = 0, 1)	b0	Symbol TCR0 TCR1	002916,	002816 Indeter	
		b0	TCR0	002916,	002816 Indeter	minate minate

Figure 1.12.4. DMAC register (3)



(1) Transfer cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses. Also, the bus cycle itself is longer when software waits are inserted.

(a) Effect of source and destination addresses

When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

(b) Effect of software wait

When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK.

Figure 1.12.5 shows the example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle.



BCLK (Internal signal)	
Address bus	CPU use Destination Dummy CPU use
RD signal (Internal signal)	
WR signal (Internal signal)	
Data bus (Internal signal)	CPU use CPU use CPU use
(2) 16-bit trar	fers and the source address is odd
_	
BCLK (Internal signal)	
Address bus Internal signal)	CPU use Source + 1 Destination Dummy CPU use CPU use
RD signal (Internal signal)	
WR signal	
Data bus Internal signal)	CPU use Source + 1 Destination CPU use CPU use
BCLK Internal signal) Address bus Internal signal)	CPU use Source Destination CPU use CPU use
RD signal (Internal signal)	
WR signal (Internal signal)	
Data bus (Internal signal)	CPU use Source Destination Dummy CPU use
	inserted into the source read under the conditions in (2)
Address bus	CPU use Source Source + 1 Destination Dummy CPU use
RD signal	
WR signal (Internal signal)	

Figure 1.12.5. Example of the transfer cycles for a source read



(2) DMAC transfer cycles

Any combination of even or odd transfer read and write addresses is possible. Table 1.12.2 shows the number of DMAC transfer cycles.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

Transfer unit	Access address	No. of read cycles	No. of read cycles
8-bit transfers	Even	1	1
(DMBIT= "1")	Odd	1	1
16-bit transfers	Even	1	1
(DMBIT= "0")	Odd	2	2

Table 1.12.2. No. of DMAC transfer cycles

Coefficient j, k

Internal memory					
Internal ROM/RAM	Internal ROM/RAM	SFR area			
No wait	With wait				
1	2	2			



DMA enable bit

Setting the DMA enable bit to "1" makes the DMAC active. The DMAC carries out the following operations at the time data transfer starts immediately after DMAC is turned active.

- (1) Reloads the value of one of the source pointer and the destination pointer the one specified for the forward direction to the forward direction address pointer.
- (2) Reloads the value of the transfer counter reload register to the transfer counter.

Thus overwriting "1" to the DMA enable bit with the DMAC being active carries out the operations given above, so the DMAC operates again from the initial state at the instant "1" is overwritten to the DMA enable bit.

DMA request bit

The DMAC can generate a DMA transfer request signal triggered by a factor chosen in advance out of DMA request factors for each channel.

DMA request factors include the following.

- * Factors effected by using the interrupt request signals from the built-in peripheral functions and software DMA factors (internal factors) effected by a program.
- * External factors effected by utilizing the input from external interrupt signals.

For the selection of DMA request factors, see the descriptions of the DMAi factor selection register.

The DMA request bit turns to "1" if the DMA transfer request signal occurs regardless of the DMAC's state (regardless of whether the DMA enable bit is set "1" or "0"). It turns to "0" immediately before data transfer starts.

In addition, it can be set to "0" by use of a program, but cannot be set to "1".

There can be instances in which a change in DMA request factor selection bit causes the DMA request bit to turn to "1". So be sure to set the DMA request bit to "0" after the DMA request factor selection bit is changed.

The DMA request bit turns to "1" if a DMA transfer request signal occurs, and turns to "0" immediately before data transfer starts. If the DMAC is active, data transfer starts immediately, so the value of the DMA request bit, if read by use of a program, turns out to be "0" in most cases. To examine whether the DMAC is active, read the DMA enable bit.

Here follows the timing of changes in the DMA request bit.

(1) Internal factors

Except the DMA request factors triggered by software, the timing for the DMA request bit to turn to "1" due to an internal factor is the same as the timing for the interrupt request bit of the interrupt control register to turn to "1" due to several factors.

Turning the DMA request bit to "0" due to an internal factor is timed to be effected immediately before the transfer starts.

(2) External factors

An external factor is a factor caused to occur by the leading edge of input from the INTi pin (i depends on which DMAC channel is used).

Selecting the INTi pins as external factors using the DMA request factor selection bit causes input from these pins to become the DMA transfer request signals.

The timing for the DMA request bit to turn to "1" when an external factor is selected synchronizes with the signal's edge applicable to the function specified by the DMA request factor selection bit (synchronizes with the trailing edge of the input signal to each INTi pin, for example).

With an external factor selected, the DMA request bit is timed to turn to "0" immediately before data transfer starts similarly to the state in which an internal factor is selected.



(3) The priorities of channels and DMA transfer timing

If a DMA transfer request signal falls on a single sampling cycle (a sampling cycle means one period from the leading edge to the trailing edge of BCLK), the DMA request bits of applicable channels concurrently turn to "1". If the channels are active at that moment, DMA0 is given a high priority to start data transfer. When DMA0 finishes data transfer, it gives the bus right to the CPU. When the CPU finishes single bus access, then DMA1 starts data transfer and gives the bus right to the CPU.

An example in which DMA transfer is carried out in minimum cycles at the time when DMA transfer request signals due to external factors concurrently occur.

Figure 1.12.6 An example of DMA transfer effected by external factors.




Figure 1.12.6. An example of DMA transfer effected by external factors



Timer

There are fourteen 16-bit timers. These timers can be classified by function into timers A (eight) and timers B (six). All these timers function independently. Figures 1.13.1 and 1.13.2 show the block diagram of timers.




Figure 1.13.1. Timer A block diagram








Figure 1.13.2. Timer B block diagram




Timer A


Figure 1.13.3 shows the block diagram of timer A. Figures 1.13.4 to 1.13.8 show the timer A-related registers.


Use the timer Ai mode register (i = 0 to 7) bits 0 and 1 to choose the desired mode.

Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer over flow.
- One-shot timer mode: The timer stops counting when the count reaches "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.
















Figure 1.13.5. Timer A-related registers (2)





Renesas Technology Corp.








Figure 1.13.8. Timer A-related registers (5)



(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.13.1.) Figure 1.13.9 shows the timer Ai mode register in timer mode.

Table 1.13.1. Specifications of timer mo
--

Item	Specification		
Count source	f1, f8, f32, fC132		
Count operation	Down count		
	• When the timer underflows, it reloads the reload register contents before continuing counting		
Divide ratio	1/(n+1) n : Set value		
Count start condition	Count start flag is set (= 1)		
Count stop condition	Count start flag is reset (= 0)		
Interrupt request generation timing	When the timer underflows		
TAilN pin function	Programmable I/O port or gate input		
TAiout pin function	Programmable I/O port or pulse output		
Read from timer	Count value can be read out by reading timer Ai register		
Write to timer	When counting stopped		
	When a value is written to timer Ai register, it is written to both reload register and counter		
	When counting in progress		
	When a value is written to timer Ai register, it is written to only reload register		
	(Transferred to counter at next reload time)		
Select function	Gate function		
	Counting can be started and stopped by the TAiIN pin's input signal		
	Pulse output function		
	Each time the timer underflows, the TAiOUT pin's polarity is reversed		




Figure 1.13.9. Timer Ai mode register in timer mode



(2) Event counter mode


In this mode, the timer counts an external signal or an internal timer's overflow. Timers A0, A1, A5 and A6 can count a single-phase external signal. Timers A2, A3, A4 and A7 can count a single-phase and a two-phase external signal. Table 1.13.2 lists timer specifications when counting a single-phase external signal. Figure 1.13.10 shows the timer Ai mode register in event counter mode.


Table 1.13.3 lists timer specifications when counting a two-phase external signal. Figure 1.13.11 shows the timer Ai mode register in event counter mode.

Item	Specification			
Count source	External signals input to TAiIN pin (effective edge can be selected by software)			
	TB2 overflow, TB5 overflow, TAj overflow, TAk overflow			
Count operation	Up count or down count can be selected by external signal or software			
	• When the timer overflows or underflows, it reloads the reload register con			
	tents before continuing counting (Note)			
Divide ratio	1/ (FFFF16 - n + 1) for up count			
	1/ (n + 1) for down count n : Set value			
Count start condition	Count start flag is set (= 1)			
Count stop condition	Count start flag is reset (= 0)			
Interrupt request generation timing	The timer overflows or underflows			
TAilN pin function	Programmable I/O port or count source input			
TAIOUT pin function	Programmable I/O port, pulse output, or up/down count select input			
Read from timer	Count value can be read out by reading timer Ai register			
Write to timer	When counting stopped			
	When a value is written to timer Ai register, it is written to both reload register and counter			
	When counting in progress			
	When a value is written to timer Ai register, it is written to only reload register			
	(Transferred to counter at next reload time)			
Select function	Free-run count function			
	Even when the timer overflows or underflows, the reload register content is not reloaded to it			
	Pulse output function			
	Each time the timer overflows or underflows, the TAiOUT pin's polarity is reversed			

Table 4 42 0	Times encelling in event counter mode	(when not pressed in two phases pulse signal)
	Timer specifications in event counter mode	(when not processing two-phase pulse signal)

Note: This does not apply when the free-run function is selected.







Item	Specification		
Count source	 Two-phase pulse signals input to TAiIN or TAiOUT pin 		
Count operation	Up count or down count can be selected by two-phase pulse signal		
	• When the timer overflows or underflows, the reload register content is		
	reloaded and the timer starts over again (Note 1)		
Divide ratio	1/ (FFFF16 - n + 1) for up count		
	1/ (n + 1) for down count n : Set value		
Count start condition	Count start flag is set (= 1)		
Count stop condition	Count start flag is reset (= 0)		
Interrupt request generation timing	Timer overflows or underflows		
TAilN pin function	Two-phase pulse input		
TAiout pin function	Two-phase pulse input		
Read from timer	Count value can be read out by reading timer A2, A3, A4 or A7 register		
Write to timer	When counting stopped		
	When a value is written to timer A2, A3, A4 or A7 register, it is written to both		
	reload register and counter		
	When counting in progress		
	When a value is written to timer A2, A3, A4 or A7 register, it is written to only		
	reload register. (Transferred to counter at next reload time.)		
Select function (Note 2)	Normal processing operation		
, , , , , , , , , , , , , , , , , , ,	The timer counts up rising edges or counts down falling edges on the TAil		
	pin when input signal on the TAio∪⊤ pin is "H"		
	(i=2, 3, 7) Up Up Up Down Down Down count count count count count		
	Multiply-by-4 processing operation		
	If the phase relationship is such that the TAilN pin goes "H" when the input		
	signal on the TAiOUT pin is "H", the timer counts up rising and falling edges		
	on the TAiouT and TAiN pins. If the phase relationship is such that the		
	TAilN pin goes "L" when the input signal on the TAiOUT pin is "H", the timer		
	counts down rising and falling edges on the TAioUT and TAiN pins.		
	Count up all edges Count down all edges		
	Count up all edges Count down all edges		

Table 1.13.3. Timer specifications in event counter mode (when processing two-phase pulse signal with timers A2, A3, A4 and A7)

Note 1: This does not apply when the free-run function is selected.

Note 2: Timer A3 alone can be selected. Timer A2 and timer A7 are fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.






Figure 1.13.11. Timer Ai mode register in event counter mode



(3) One-shot timer mode

In this mode, the timer operates only once. (See Table 1.13.4.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 1.13.12 shows the timer Ai mode register in one-shot timer mode.

Table 1.13.4. Timer specifications in one-shot timer mode			
Item	Specification		
Count source	f1, f8, f32, fC132		
Count operation	The timer counts down		
	• When the count reaches 000016, the timer stops counting after relo		
	• If a trigger occurs when counting, the timer reloads a new count a		
Divide ratio	1/n n : Set value		

in one

When the count reaches 000016, the timer stops counting after reloading a new count		
• If a trigger occurs when counting, the timer reloads a new count and restarts counting		
1/n n : Set value		
An external trigger is input		
The timer overflows		
• The one-shot start flag is set (= 1)		
• A new count is reloaded after the count has reached 000016		
• The count start flag is reset (= 0)		
The count reaches 000016		
Programmable I/O port or trigger input		
Programmable I/O port or pulse output		
When timer Ai register is read, it indicates an indeterminate value		
When counting stopped		
When a value is written to timer Ai register, it is written to both reload		
register and counter		
When counting in progress		
When a value is written to timer Ai register, it is written to only reload register		
(Transferred to counter at next reload time)		




Figure 1.13.12. Timer Ai mode register in one-shot timer mode



(4) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. (See Table 1.13.5.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 1.13.13 shows the timer Ai mode register in pulse width modulation mode. Figure 1.13.14 shows the example of how a 16-bit pulse width modulator operates. Figure 1.13.15 shows the example of how an 8-bit pulse width modulator operates.

Item	Specification			
Count source	f1, f8, f32, fC132			
Count operation	• The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator)			
	• The timer reloads a new count at a rising edge of PWM pulse and continues counting			
	The timer is not affected by a trigger that occurs when counting			
16-bit PWM	• High level width n / fj n : Set value fj=f1, f8, f32, fC132			
	Cycle time (2 ¹⁶ -1) / fj fixed			
8-bit PWM	• High level width n×(m+1)/fj n: values set to timer Ai register's high-order address			
	• Cycle time (2 ⁸ -1)×(m+1) / fj m : values set to timer Ai register's low-order address			
Count start condition	External trigger is input			
	The timer overflows			
	• The count start flag is set (= 1)			
Count stop condition	• The count start flag is reset (= 0)			
Interrupt request generation timing	PWM pulse goes "L"			
TAilN pin function	Programmable I/O port or trigger input			
TAIOUT pin function	Pulse output			
Read from timer	When timer Ai register is read, it indicates an indeterminate value			
Write to timer	When counting stopped			
	When a value is written to timer Ai register, it is written to both reload			
	register and counter			
	When counting in progress			
	When a value is written to timer Ai register, it is written to only reload register			
	(Transferred to counter at next reload time)			

Table 1.13.5. Timer specifications in pulse width modulation mode




Figure 1.13.13. Timer Ai mode register in pulse width modulation mode






Figure 1.13.14. Example of how a 16-bit pulse width modulator operates




Figure 1.13.15. Example of how an 8-bit pulse width modulator operates




Timer B

Figure 1.13.16 shows the block diagram of timer B. Figures 1.13.17 and 1.13.18 show the timer B-related registers.


Use the timer Bi mode register (i = 0 to 5) bits 0 and 1 to choose the desired mode.

Timer B has three operation modes listed as follows:


- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.















(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.13.6.) Figure 1.13.19 shows the timer Bi mode register in timer mode.

Item	Specification		
Count source	f1, f8, f32, fC132		
Count operation	Counts down		
	 When the timer underflows, it reloads the reload register contents before continuing counting 		
Divide ratio	1/(n+1) n : Set value		
Count start condition	Count start flag is set (= 1)		
Count stop condition	Count start flag is reset (= 0)		
Interrupt request generation timing	The timer underflows		
TBilN pin function	Programmable I/O port		
Read from timer	Count value is read out by reading timer Bi register		
Write to timer	When counting stopped		
	When a value is written to timer Bi register, it is written to both reload register and counter		
	When counting in progress		
	When a value is written to timer Bi register, it is written to only reload register		
	(Transferred to counter at next reload time)		

Table 1.13.6. Timer specifications in timer mo	de
--	----

7 b6 b5 b4 b3 b2 b1 b0 0 0 0	Symbol TBiMR(i= (i=	Address =0 to 2) 039B16 to 039D16 =3 to 5) 035B16 to 035D16	When reset 00XX00002 00XX00002		
	Bit symbol	Bit name	Function	R	W
	TMOD0	Operation mode select bit	0 0 : Timer mode	0	0
	TMOD1			0	0
	MR0	Invalid in timer mode		0	0
	MR1	Can be "0" or "1"		0	0
	MR2	0 (Must always be "0" in tim	ner mode ; i = 0, 3)	O (Note 1)	0
· · · · · · · · · · · · · · · · · · ·		Nothing is assiigned (i = 1, 2, 4, 5). In an attempt to write to this bit, write "0". The value, if read, turns out to be indeterminate.		X (Note 2)	×
	MR3	Invalid in timer mode. In an attempt to write to this timer mode, turns out to be	s bit, write "0". The value, if read in indeterminate.	0	×
	TCK0	Count source select bit	^{b7 b6} ОО: f1 О1: f8	0	0
	TCK1		1 0 : f32 1 1 : fC132	0	0

Figure 1.13.19. Timer Bi mode register in timer mode

(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 1.13.7.) Figure 1.13.20 shows the timer Bi mode register in event counter mode.

Table 1.13.7	. Timer specifications in event counter mode
--------------	--

Item	Specification
Count source	• External signals input to TBin pin
	• Effective edge of count source can be a rising edge, a falling edge, or falling
	and rising edges as selected by software
Count operation	Counts down
	• When the timer underflows, it reloads the reload register contents before
	continuing counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TBilN pin function	Count source input
Read from timer	Count value can be read out by reading timer Bi register
Write to timer	When counting stopped
	When a value is written to timer Bi register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer Bi register, it is written to only reload register
	(Transferred to counter at next reload time)




Figure 1.13.20. Timer Bi mode register in event counter mode



(3) Pulse period/pulse width measurement mode

In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 1.13.8.) Figure 1.13.21 shows the timer Bi mode register in pulse period/pulse width measurement mode. Figure 1.13.22 shows the operation timing when measuring a pulse period. Figure 1.13.23 shows the operation timing when measuring a pulse period.

Item	Specification
Count source	f1, f8, f32, fC132
Count operation	Up count
	Counter value "000016" is transferred to reload register at measurement
	pulse's effective edge and the timer continues counting
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	When measurement pulse's effective edge is input (Note 1)
	When an overflow occurs. (Simultaneously, the timer Bi overflow flag
	changes to "1". The timer Bi overflow flag changes to "0" when the count
	start flag is "1" and a value is written to the timer Bi mode register.)
TBiin pin function	Measurement pulse input
Read from timer	When timer Bi register is read, it indicates the reload register's content
	(measurement result) (Note 2)
Write to timer	Cannot be written to

Table 1.13.8.	Timer specifications in pulse period/pulse width measurement mode
---------------	---

Note 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting.

Note 2: The value read out from the timer Bi register is indeterminate until the second effective edge is input after the timer.

b7 b6 b5 b4 b3 b2 b1 b0		Address i=0 to 2) 039B16 to 03 i=3 to 5) 035B16 to 03	39D16 00XX00002		
	Bit symbol	Bit name	Function	R	W
	TMOD0	Operation mode	1 0 : Pulse period / pulse width	0	0
	TMOD1	select bit	measurement mode	0	0
	MR0	Measurement mode select bit	 ^{b3 b2} 0 0 : Pulse period measurement (Interval between measurement pulse's falling edge to falling edge) 0 1 : Pulse period measurement (Interval between measurement pulse's rising edge to rising edge) 	0	0
	MR1		 1 0 : Pulse width measurement (Interval between measurement pulse's falling edge to rising edge, and between rising edge to falling edge) 1 1 : Must not be set 	0	0
	MR2	0 (Must always be "0"	in pulse period/pulse width measurement mode; $i = 0, 3$)	O (Note 2)	0
		Nothing is assigned (i In an attempt to write indeterminate.	= 1, 2, 4, 5). to this bit, write "0". The value, if read, turns out to be	X (Note 3)	×
	MR3	Timer Bi overflow flag (Note 1)	0 : Timer did not overflow 1 : Timer has overflowed	0	x
l	TCK0	Count source select bit	^{b7 b6} 00:f1 01:f8	0	0
L	TCK1		1 0 : f32 1 1 : fC132	0	0
		Bi mode register. This f	nges to "0" when the count start flag is "1" and a value is flag cannot be set to "1" by software.	written	to th

Figure 1.13.21. Timer Bi mode register in pulse period/pulse width measurement mode



Count source		ՆՆՆՆՆ			
leasurement pulse	"H" — — — — — — — — — — — — — — — — — — —		Transfer (indeterminate value)	Transfer (measured value	e)
Reload register ← cour transfer timing	nter		▼(Note 1)	(Note 1)	, √ (Note 2)
Fiming at which counte eaches "000016"	r		1		
Count start flag	"1" "0"				
Fimer Bi interrupt equest bit	"1" "0" —————				
Γimer Bi overflow flag	"1" "0" —————	Cleared to "()" when interrupt reque	st is accepted, or cle	eared by software

Figure 1.13.22. Operation timing when measuring a pulse period

Measurement pulse	"H" "L" Transfer Transfer Transfer Transfer Transfer Transfer (measured value)
Reload register ← cou transfer timing	Inter
Timing at which count reaches "000016"	
Count start flag	"1" "0"
Timer Bi interrupt request bit	"1" "0"
Timer Bi overflow flag	"1" Cleared to "0" when interrupt request is accepted, or cleared by software.

Figure 1.13.23. Operation timing when measuring a pulse width



Real time Port

When real time port output is selected, the real time port data written to the port Pm register is latched into the real time port latch each time the corresponding timer Ai underflows, with the data output from each corresponding port. The real time port data is written to the corresponding port Pm register. When the real time port mode select bit changes state from "0" to "1", the value of the real time port latch becomes "0", which is output from the corresponding pin. It is when timer Ai underflows first that the real time port data is output. If the real time port data is modified when the real time port function is enabled, the modified value is output when timer Ai underflows next time. The port functions as an ordinary port when the real time port function is disabled.

Make sure timer Ai for real time port output is set for timer mode, and is set to have "no gate function" using the gate function select bit. Also, before setting the real time port mode select bit to "1", temporarily turn off the timer Ai used and write its set value to the timer Ai register. Figure 1.14.1 shows the block diagram for real time port output. Figure 1.14.2 shows the real time control register.




Figure 1.14.1. Block diagram for real time port output






Figure 1.14.2. Real time port control register




Figure 1.14.3. Timing in real time port output operation



Serial I/O

Serial I/O is configured as three channels: UART0, UART1, UART2.

UART0 to 2

UART0, UART1 and UART2 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 1.15.1 shows the block diagram of UART0, UART1 and UART2. Figures 1.15.2 and 1.15.3 show the block diagram of the transmit/receive unit.

UARTi (i = 0 to 2) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A016, 03A816 and 037816) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UARTO, UART1 and UART2 have almost the same functions. UART2, in particular, is used for the SIM interface with some extra settings added in clock-asynchronous serial I/O mode (Note). It also has the bus collision detection function that generates an interrupt request if the TxD pin and the RxD pin are different in level.

Table 1.15.1 shows the comparison of functions of UART0 through UART2, and Figures 1.15.4 to 1.15.8 show the registers related to UARTi.

Note: SIM : Subscriber Identity Module

Function	UAR	то	UA	RT1	UA	RT2
CLK polarity selection	Possible	(Note 1)	Possible	(Note 1)	Possible	(Note 1)
LSB first / MSB first selection	Possible	(Note 1)	Possible	(Note 1)	Possible	(Note 2)
Continuous receive mode selection	Possible	(Note 1)	Possible	(Note 1)	Possible	(Note 1)
Transfer clock output from multiple pins selection	Impossible		Possible	(Note 1)	Impossible)
Serial data logic switch	Impossible		Impossible	Э	Possible	(Note 4)
Sleep mode selection	Possible	(Note 3)	Possible	(Note 3)	Impossible)
TxD, RxD I/O polarity switch	Impossible		Impossible	e	Possible	
TxD, RxD port output format	CMOS out	put	CMOS ou	tput	N-channel output	open-drain
Parity error signal output	Impossible		Impossible	e	Possible	(Note 4)
Bus collision detection	Impossible		Impossible	Э	Possible	

Table 1.15.1. Comparison of functions of UART0 through UART2

Note 1: Only when clock synchronous serial I/O mode.


Note 2: Only when clock synchronous serial I/O mode and 8-bit UART mode.

Note 3: Only when UART mode.

Note 4: Using for SIM interface.



Serial I/O








Figure 1.15.2. Block diagram of UARTi (i = 0, 1) transmit/receive unit






Figure 1.15.3. Block diagram of UART2 transmit/receive unit






Figure 1.15.4. Serial I/O-related registers (1)



7 b6 b5 b4 b3 b2 b1 b0		Symbol Addres MR(i=0,1) 03A016, 03			
	Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)	Function (During UART mode)	RV
	SMD0	Serial I/O mode select bit	Must be fixed to 001	^{b2 b1 b0} 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long	00
	SMD1		0 1 0 : Must not be set 0 1 1 : Must not be set 1 1 1 : Must not be set	1 1 0 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid 0 1 0 : Must not be set	00
	SMD2			0 1 1 : Must not be set 1 1 1 : Must not be set	0
· · · · · · · · · · · · · · · · · · ·	CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock (Note)	0 : Internal clock 1 : External clock (Note)	00
· · · · · · · · · · · · · · · · · · ·	STPS	Stop bit length select bit	Invalid	0 : One stop bit 1 : Two stop bits	00
l	PRY	Odd/even parity select bit	Invalid	Valid when bit 6 = "1" 0 : Odd parity 1 : Even parity	00
l	PRYE	Parity enable bit	Invalid	0 : Parity disabled 1 : Parity enabled	00
		Sleep select bit	Must always be "0"	0 : Sleep mode deselected	1
IART2 transmit/rec	eive mo	t the corresponding port	direction register to "0".	1 : Sleep mode selected	00
	Note : Se eive mo	t the corresponding port de register Symbol Addres	direction register to "0".	1 : Sleep mode selected	R
	Note : Se	the corresponding port de register Symbol Addres U2MR 03781	direction register to "0".	1 : Sleep mode selected Function (During UART mode)	R
	Note : Se eive mo	et the corresponding port de register Symbol Addre: U2MR 03781 Bit name	direction register to "0".	1 : Sleep mode selected Function (During UART mode) b2 b1 b0 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 9 bits long	R
	Note : Se eive mo Bit symbol	et the corresponding port de register Symbol Addre: U2MR 03781 Bit name	direction register to "0".	1 : Sleep mode selected Function (During UART mode) b2 b1 b0 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long	R \ 0 (
	Note : Se eive mo Bit symbol SMD0 - SMD1	et the corresponding port de register Symbol Addre: U2MR 03781 Bit name	direction register to "0".	Function (During UART mode) b2 b1 b0 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 0 0 : Serial I/O invalid 0 0 : Serial I/O invalid 0 1 : Must not be set 0 1 : Must not be set	R V 0 (0 (
	Bit symbol SMD0 SMD1 SMD2	the corresponding port de register Symbol Addres U2MR 03781 Bit name Serial I/O mode select bit Internal/external clock	direction register to "0". SS When reset 6 0016 Function (During clock synchronous serial I/O mode) Must be fixed to 001 120100 0 0 0 : Serial I/O invalid $0 1 0 : (Note 1)0 1 1 : Must not be set1 1 1 : Must not be set0 : Internal clock$	Function (During UART mode) b2 b1 b0 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid 0 1 0 : Must not be set 0 1 1 : Must not be set 1 1 1 : Must not be set	R \ \ 0 (0 (
	Note : Se eive mo Bit symbol SMD0 SMD1 SMD2 CKDIR	et the corresponding port de register Symbol Addree U2MR 03781 Bit name Serial I/O mode select bit Internal/external clock select bit	direction register to "0".	Function (During UART mode) b2 b1 b0 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid 0 1 0 : Must not be set 0 1 1 : Must not be set 1 1 1 : Must not be set 1 1 1 : Must not be set 0 1 : Must always be "0" 0 : One stop bit	
	Note : Se eive mo Bit symbol SMD0 SMD1 SMD2 CKDIR STPS	et the corresponding port de register Symbol Addree U2MR 03781 Bit name Serial I/O mode select bit Internal/external clock select bit Stop bit length select bit	direction register to "0".	Function (During UART mode) b2 b1 b0 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 0 0 : Serial I/O invalid 0 1 0 : Serial I/O invalid 0 1 0 : Must not be set 1 1 1 : Must not be set Must always be "0" 0 : One stop bit 1 : Two stop bits Valid when bit 6 = "1" 0 : Odd parity	R \ 0 (0 (0 (0 (

Figure 1.15.5. Serial I/O-related registers (2)






Figure 1.15.6. Serial I/O-related registers (3)






Figure 1.15.7. Serial I/O-related registers (4)



<u> </u>		Symbol Addre UCON 03B0			
	Bit symbol	Bit	Function (During clock synchronous serial I/O mode)	Function (During UART mode)	RV
	UOIRS	UART0 transmit interrupt cause select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	00
	U1IRS	UART1 transmit interrupt cause select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	00
· · · · · · · · · · · · · · · · · · ·	UORRM	UART0 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enable	Must always be "0"	0
	U1RRM	UART1 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enabled	Must always be "0"	0
	CLKMD0	CLK/CLKS select bit 0	Valid when bit 5 = "1" 0 : Clock output to CLK1 1 : Clock output to CLKS1	Invalid	00
	CLKMD1	CLK/CLKS select bit 1 (Note)	0 : Normal mode (CLK output is CLK1 only) 1 : Transfer clock output from multiple pins function selected	Must always be "0"	00
· · · · · · · · · · · · · · · · · · ·	Reserved	d bit	Must always be set to "0"		00
i					
JART2 special mo	In an att Note: Whe	en using multiple pins to ou UART1 internal/external c	te "0". The value, if read, turns tput the transfer clock, the fol ock select bit (bit 3 at address	lowing requirements must be me	
	In an att Note: Who de registe	empt to write to this bit, wri en using multiple pins to ou UART1 internal/external c	tput the transfer clock, the fol ock select bit (bit 3 at address ss When reset	lowing requirements must be me	 t:
7 b6 b5 b4 b3 b2 b1	In an att Note: Who de registe	empt to write to this bit, wri en using multiple pins to ou UART1 internal/external c er symbol Addres	tput the transfer clock, the fol ock select bit (bit 3 at address ss When reset 6 0016	lowing requirements must be me	t:
7 b6 b5 b4 b3 b2 b1	In an att Note: Who de registe	empt to write to this bit, wri en using multiple pins to ou UART1 internal/external c er symbol Addres	tput the transfer clock, the fol ock select bit (bit 3 at address ss When reset	lowing requirements must be me	1
7 b6 b5 b4 b3 b2 b1	de registe	empt to write to this bit, wri en using multiple pins to ou UART1 internal/external c er ymbol Addree J2SMR 03771 Bit	tput the transfer clock, the fol ock select bit (bit 3 at address ss When reset 6 0016 Function (During clock synchronous	lowing requirements must be me s 03A816) = "0". Function	R
7 b6 b5 b4 b3 b2 b1	de registe	empt to write to this bit, wri en using multiple pins to ou UART1 internal/external c er ymbol Addree J2SMR 03771 Bit name	tput the transfer clock, the fol ock select bit (bit 3 at address 6 0016 Function (During clock synchronous serial I/O mode) 0 : Normal mode	lowing requirements must be me s 03A816) = "0". Function (During UART mode)	R
7 b6 b5 b4 b3 b2 b1	de registe	empt to write to this bit, write en using multiple pins to ou UART1 internal/external c UART1 internal/external c er ymbol Addres J2SMR 03771 Bit name IIC mode selection bit Arbitration lost detecting	tput the transfer clock, the fol ock select bit (bit 3 at address ss When reset 6 0016 Function (During clock synchronous serial I/O mode) 0 : Normal mode 1 : IIC mode 0 : Update per bit	lowing requirements must be me s 03A816) = "0". Function (During UART mode) Must always be "0"	R 0 0
7 b6 b5 b4 b3 b2 b1	de registe	empt to write to this bit, wri en using multiple pins to ou UART1 internal/external c er ymbol Addree J2SMR 03771 Bit name IIC mode selection bit Arbitration lost detecting flag control bit	tput the transfer clock, the fol ock select bit (bit 3 at address bit (bit 3 at address bit (bit 3 at address bit (bit 3 at address bit 3 at a	Iowing requirements must be me s 03A816) = "0". Function (During UART mode) Must always be "0" Must always be "0"	R O O (N
7 b6 b5 b4 b3 b2 b1	de registe bo Bit symbol . IICM . BBS	empt to write to this bit, writen using multiple pins to out UART1 internal/external control of the second	tput the transfer clock, the fol ock select bit (bit 3 at address 6 0016 (During clock synchronous serial I/O mode) 0 : Normal mode 1 : IIC mode 0 : Update per bit 1 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected 0 : Disabled	Function (During UART mode) Must always be "0" Must always be "0"	
7 b6 b5 b4 b3 b2 b1	de registe bo Bit symbol IICM - ABC - BBS - LSYN	empt to write to this bit, wri en using multiple pins to ou UART1 internal/external co UART1 internal/external co er ymbol Addree J2SMR 03771 Bit name IIC mode selection bit Arbitration lost detecting flag control bit Bus busy flag SCLL sync output enable bit Bus collision detect sampling	tput the transfer clock, the fol ock select bit (bit 3 at address 6 0016 Function (During clock synchronous serial I/O mode) 0 : Normal mode 1 : IIC mode 0 : Update per bit 1 : Update per bit 1 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected 1 : Disabled 1 : Enabled	Iowing requirements must be me s 03A816) = "0". Function (During UART mode) Must always be "0" Must always be "0" Must always be "0" 0 : Rising edge of transfer clock	R 0 0 0 (N 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
7 b6 b5 b4 b3 b2 b1	de registe bo Bit symbol IICM - ABC - BBS - LSYN - ABSCS	empt to write to this bit, wri en using multiple pins to ou UART1 internal/external co UART1 internal/external co er ymbol Addree U2SMR 03771 Bit name IIC mode selection bit Arbitration lost detecting flag control bit Bus busy flag SCLL sync output enable bit Bus collision detect sampling clock select bit Auto clear function select bit of transmit	tput the transfer clock, the fol ock select bit (bit 3 at address 6 0016 Function (During clock synchronous serial I/O mode) 0 : Normal mode 1 : IIC mode 0 : Update per bit 1 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected 1 : START condition detected 1 : Enabled Must always be "0"	Iowing requirements must be me s 03A816) = "0". Function (During UART mode) Must always be "0" Must always be "0" Must always be "0" 0 : Rising edge of transfer clock 1 : Underflow signal of timer A0 0 : No auto clear function 1 : Auto clear at occurrence of	R O O (N(O O





(1) Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 1.15.2 and 1.15.3 list the specifications of the clock synchronous serial I/O mode. Figure 1.15.9 shows the UARTi transmit/receive mode register.

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• When internal clock is selected (bit 3 at addresses 03A016, 03A816, 037816
	= "0") : fi/ 2(n+1) (Note 1) fi = f1, f8, f32
	• When external clock is selected (bit 3 at addresses 03A016, 03A816, 037816
	= "1") : Input from CLKi pin
Transmission/reception control	• CTS function, RTS function, CTS and RTS function invalid: selectable
Transmission start condition	• To start transmission, the following requirements must be met:
	- Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = "0"
	– When $\overline{\text{CTS}}$ function selected, $\overline{\text{CTS}}$ input level = "L"
	• Furthermore, if external clock is selected, the following requirements must also be met:
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "0":
	CLKi input level = "H"
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "1":
	CLKi input level = "L"
Reception start condition	 To start reception, the following requirements must be met:
	– Receive enable bit (bit 2 at addresses 03A516, 03AD16, 037D16) = "1"
	- Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = "0"
	• Furthermore, if external clock is selected, the following requirements must
	also be met:
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "0":
	CLKi input level = "H"
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "1":
	CLKi input level = "L"
Interrupt request	When transmitting
generation timing	– Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at
	address 037D16) = "0": Interrupts requested when data transfer from UARTi
	transfer buffer register to UARTi transmit register is completed
	– Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at
	address 037D16) = "1": Interrupts requested when data transmission from
	UARTi transfer register is completed
	When receiving
	 Interrupts requested when data transfer from UARTi receive register to
	UARTi receive buffer register is completed
Error detection	Overrun error (Note 2)
	This error occurs when the next data is ready before contents of UARTi
	receive buffer register are read out

Table 1.15.2. Specifications of clock synchronous serial I/O mode (1)

Note 1: "n" denotes the value 0016 to FF16 that is set to the UART bit rate generator.

Note 2: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit does not change.



Item	Specification
Select function	CLK polarity selection
	Whether transmit data is output/input timing at the rising edge or falling edge
	of thetransfer clock can be selected
	LSB first/MSB first selection
	Whether transmission/reception begins with bit 0 or bit 7 can be selected
	Continuous receive mode selection
	Reception is enabled simultaneously by a read from the receive buffer register
	 Transfer clock output from multiple pins selection (UART1)
	UART1 transfer clock can be chosen by software to be output from one of
	the two pins set
	Switching serial data logic (UART2)
	Whether to reverse data in writing to the transmission buffer register or
	reading the reception buffer register can be selected.
	• TxD, RxD I/O polarity reverse (UART2)
	This function is reversing TxD port output and RxD port input. All I/O data
	level is reversed.

Table 1.15.3. Specifications of clock synchronous serial I/O mode (2)






Figure 1.15.9. UARTi transmit/receive mode register in clock synchronous serial I/O mode




Table 1.15.4 lists the functions of the input/output pins during clock synchronous serial I/O mode. This table shows the pin functions when the transfer clock output from multiple pins function is <u>not selected</u>. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Table 1.15.4. Input/output pin functions in clock synchronous serial I/O mode

(when trans	(when transfer clock output from multiple pins is not selected)				
Pin name	Function	Method of selection			

TxDi (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16)= "0" (Can be used as an input port when performing transmission only)
CLKi (P61, P65, P72)	Transfer clock output	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = "1" Port P61, P65 and P72 direction register (bits 1 and 5 at address 03EE16, bit 2 at address 03EF16) = "0"
CTSi/RTSi (P60, P64, P73)	CTS input	$\frac{\overline{\text{CTS}}/\overline{\text{RTS}}}{\text{CTS}/\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) ="0" CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = "0"
	RTS output	$\frac{\overline{\text{CTS}/\text{RTS}}}{\overline{\text{CTS}/\text{RTS}}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "0" $\frac{\overline{\text{CTS}/\text{RTS}}}{\overline{\text{CTS}/\text{RTS}}}$ function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "1"
	Programmable I/O port	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "1"







(a) Polarity select function

As shown in Figure 1.15.11, the CLK polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) allows selection of the polarity of the transfer clock.





Figure 1.15.11. Polarity of transfer clock

(b) LSB first/MSB first select function

As shown in Figure 1.15.12, when the transfer format select bit (bit 7 at addresses 03A416, 03AC16, 037C16) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".





(c) Transfer clock output from multiple pins function (UART1)

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B016). (See Figure 1.15.3.) The multiple pins function is valid only when the internal clock is selected for UART1. Note that when this function is selected, UART1 $\overline{\text{CTS}/\text{RTS}}$ function cannot be used.




Figure 1.15.13. The transfer clock output from the multiple pins function usage

(d) Continuous receive mode

If the continuous receive mode enable bit (bits 2 and 3 at address 03B016, bit 5 at address 037D16) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.

(e) Serial data logic switch function (UART2)

When the data logic select bit (bit6 at address $037D_{16}$) = "1", and writing to transmit buffer register or reading from receive buffer register, data is reversed. Figure 1.15.14 shows the example of serial data logic switch timing.




Figure 1.15.14. Serial data logic switch timing



(2) Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 1.15.5 and 1.15.6 list the specifications of the UART mode. Figure 1.15.15 shows the UARTi transmit/receive mode register.

Table 1.15.5. Specifications of UART Mode (1)

Item	Specification
Transfer data format	Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected
	Start bit: 1 bit
	 Parity bit: Odd, even, or nothing as selected
	Stop bit: 1 bit or 2 bits as selected
Transfer clock	• When internal clock is selected (bit 3 at addresses 03A016, 03A816, 037816 = "0") :
	fi/16(n+1) (Note 1) fi = f1, f8, f32
	 When external clock is selected (bit 3 at addresses 03A016, 03A816 = "1"):
	fEXT/16(n+1) (Note 1) (Note 2) (Do not set external clock for UART2)
Transmission/reception control	• $\overline{\text{CTS}}$ function, $\overline{\text{RTS}}$ function, $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ function invalid: selectable
Transmission start condition	 To start transmission, the following requirements must be met:
	- Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = "0"
	- When $\overline{\text{CTS}}$ function selected, $\overline{\text{CTS}}$ input level = "L"
Reception start condition	 To start reception, the following requirements must be met:
	- Receive enable bit (bit 2 at addresses 03A516, 03AD16, 037D16) = "1"
	- Start bit detection
Interrupt request	When transmitting
generation timing	- Transmit interrupt cause select bits (bits 0,1 at address 03B016, bit4 at
	address 037D16) = "0": Interrupts requested when data transfer from UARTi
	transfer buffer register to UARTi transmit register is completed
	- Transmit interrupt cause select bits (bits 0, 1 at address 03B016, bit4 at
	address 037D16) = "1": Interrupts requested when data transmission from
	UARTi transfer register is completed
	When receiving
	- Interrupts requested when data transfer from UARTi receive register to
	UARTi receive buffer register is completed
Error detection	Overrun error (Note 3)
	This error occurs when the next data is ready before contents of UARTi
	receive buffer register are read out
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and
	character bits does not match the number of 1's set
	• Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is
	encountered

Note 1: 'n' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.

Note 2: fEXT is input from the CLKi pin.

Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit does not change.



Clock asynchronous serial I/O (UART) mode

Item	Specification
Select function	Sleep mode selection (UART0, UART1)
	This mode is used to transfer data to and from one of multiple slave micro-
	computers
	Serial data logic switch (UART2)
	This function is reversing logic value of transferring data. Start bit, parity bit and stop bit are not reversed.
	• TxD, RxD I/O polarity switch (UART2)
	This function is reversing TxD port output and RxD port input. All I/O data
	level is reversed.

Table 1.15.6. Specifications of UART Mode (2)






Figure 1.15.15. UARTi transmit/receive mode register in UART mode




Table 1.15.7 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	
RxDi (P62, P66, P71)	Serial data input	Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16)= "0" (Can be used as an input port when performing transmission only)
CLKi (P61, P65, P72)	Programmable I/O port	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address $03A016$, $03A816$) = "1" Port P61, P65 direction register (bits 1 and 5 at address $03EE16$) = "0" (Do not set external clock for UART2)
CTSi/RTSi (P60, P64, P73)	CTS input	$\frac{\overline{\text{CTS}}/\overline{\text{RTS}}}{\text{CTS}/\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) ="0" $\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = "0"
	RTS output	$\overline{\text{CTS}/\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "0" $\overline{\text{CTS}/\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "1"
	Programmable I/O port	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "1"

 Table 1.15.7. Input/output pin functions in UART mode





RenesasTechnologyCorp.




Figure 1.15.17. Typical transmit timings in UART mode (UART2)



Clock asynchronous serial I/O (UART) mode




Figure 1.15.18. Typical receive timing in UART mode

(a) Sleep mode (UART0, UART1)

This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses 03A016, 03A816) is set to "1" during reception. In this mode, the unit performs receive operation when the MSB of the received data = "1" and does not perform receive operation when the MSB = "0".



(b) Function for switching serial data logic (UART2)

When the data logic select bit (bit 6 of address 037D16) is assigned 1, data is inverted in writing to the transmission buffer register or reading the reception buffer register. Figure 1.15.19 shows the example of timing for switching serial data logic.

• When LSB	first, parity enabled, one stop bit
Transfer clock	
TxD2 (no reverse)	"H" <u>ST (D0 (D1) D2 (D3 (D4) D5 (D6 (D7) P</u>) SP
TxD2 (reverse)	"H" <u>ST (D0 (D1) D2 (D3) D4) D5 (D6) D7)</u> SP
	ST : Start bit P : Even parity SP : Stop bit

Figure 1.15.19. Timing for switching serial data logic

(c) TxD, RxD I/O polarity reverse function (UART2)

This function is to reverse TxD pin output and RxD pin input. The level of any data to be input or output (including the start bit, stop bit(s), and parity bit) is reversed. Set this function to "0" (not to reverse) for usual use.

(d) Bus collision detection function (UART2)

This function is to sample the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock; if their values are different, then an interrupt request occurs. Figure 1.15.20 shows the example of detection timing of a bus collision (in UART mode).

Transfer clock	
TxD2	"H" ST SP
RxD2	"H" ST SP
Bus collision detection interrupt request signal	"1" "0"
Bus collision detection interrupt request bit	"1" "0" ST : Start bit SP : Stop bit

Figure 1.15.20. Detection timing of a bus collision (in UART mode)



(3) Clock-asynchronous serial I/O mode (compliant with the SIM interface)

The SIM interface is used for connecting the microcomputer with a memory card or the like; adding some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function. Table 1.15.8 shows the specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface).

Table 1 15 8	Specifications of clock-as	vnchronous serial I/O mode ((compliant with the SIM interface)
	opcontrations of clock-as	ynennonous senar vo moue	

Item	Specification			
Transfer data format	• Transfer data 8-bit UART mode (bit 2 through bit 0 of address 037816 = "1012")			
	• One stop bit (bit 4 of address 037816 = "0")			
	With the direct format chosen			
	Set parity to "even" (bit 5 and bit 6 of address 037816 = "1" and "1" respectively)			
	Set data logic to "direct" (bit 6 of address 037D16 = "0").			
	Set transfer format to LSB (bit 7 of address $037C_{16} = 0^{\circ}$).			
	With the inverse format chosen			
	Set parity to "odd" (bit 5 and bit 6 of address 037816 = "0" and "1" respectively)			
	Set data logic to "inverse" (bit 6 of address 037D16 = "1")			
	Set transfer format to MSB (bit 7 of address 037C16 = "1")			
Transfer clock	• With the internal clock chosen (bit 3 of address 037816 = "0") : fi / 16 (n + 1) (Note 1) : fi=f1, f8, f32			
	(Do not set external clock)			
Transmission / reception control	• Disable the $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ function (bit 4 of address 037C16 = "1")			
Other settings	The sleep mode select function is not available for UART2			
	• Set transmission interrupt factor to "transmission completed" (bit 4 of address 037D16 = "1")			
Transmission start condition	• To start transmission, the following requirements must be met:			
	- Transmit enable bit (bit 0 of address 037D16) = "1"			
	- Transmit buffer empty flag (bit 1 of address 037D16) = "0"			
Reception start condition	• To start reception, the following requirements must be met:			
	- Reception enable bit (bit 2 of address 037D16) = "1"			
	- Detection of a start bit			
Interrupt request	When transmitting			
generation timing	When data transmission from the UART2 transfer register is completed			
	(bit 4 of address 037D16 = "1")			
	When receiving			
	When data transfer from the UART2 receive register to the UART2 receive			
	buffer register is completed			
Error detection	• Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 2)			
	 Framing error (see the specifications of clock-asynchronous serial I/O) 			
	 Parity error (see the specifications of clock-asynchronous serial I/O) 			
	- On the reception side, an "L" level is output from the TxD2 pin by use of the parity error			
	signal output function (bit 7 of address 037D16 = "1") when a parity error is detected			
	- On the transmission side, a parity error is detected by the level of input to			
	the RxD2 pin when a transmission interrupt occurs			
	• The error sum flag (see the specifications of clock-asynchronous serial I/O)			

Note 1: 'n' denotes the value 0016 to FF16 that is set to the UART2 bit rate generator.

Note 2: If an overrun error occurs, the UART2 receive buffer will have the next data written in. Note also that the UART2 receive interrupt request bit does not change.






Figure 1.15.21. Typical transmit/receive timing in UART mode (compliant with the SIM interface)



(a) Function for outputting a parity error signal

With the error signal output enable bit (bit 7 of address 037D16) assigned "1", you can output an "L" level from the TxD2 pin when a parity error is detected. In step with this function, the generation timing of a transmission completion interrupt changes to the detection timing of a parity error signal. Figure 1.15.22 shows the output timing of the parity error signal.

• LSB first	
Transfer clock	
RxD2	"H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP
TxD2	"H" Hi-Z
Receive complete flag	"1" "0"
	ST : Start bit P : Even Parity SP : Stop bit

Figure 1.15.22. Output timing of the parity error signal

(b) Direct format/inverse format

Connecting the SIM card allows you to switch between direct format and inverse format. If you choose the direct format, D₀ data is output from TxD₂. If you choose the inverse format, D₇ data is inverted and output from TxD₂.

Figure 1.15.23 shows the SIM interface format.




Figure 1.15.23. SIM interface format



Figure 1.15.24 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.




Figure 1.15.24. Connecting the SIM interface



UART2 Special Mode Register

The UART2 special mode register (address 037716) is used to control UART2 in various ways. Figure 1.15.25 shows the UART2 special mode register.




Figure 1.15.25. UART2 special mode register

Table 1.15.9. Features in I²C mode

	Function	Normal mode	I ² C mode (Note 1)
1	Factor of interrupt number 10 (Note 2)	Bus collision detection	Start condition detection or stop condition detection
2	Factor of interrupt number 15 (Note 2)	UART2 transmission	No acknowledgment detection (NACK)
3	Factor of interrupt number 16 (Note 2)	UART2 reception	Acknowledgment detection (ACK)
4	UART2 transmission output delay	Not delayed	Delayed
5 P70 at the time when UART2 is in use TxD2 (output)		TxD2 (output)	SDA (input/output) (Note 3)
6	P71 at the time when UART2 is in use	RxD2 (input)	SCL (input/output)
7	P72 at the time when UART2 is in use	CLK2	P72
8	DMA1 factor at the time when 1 1 0 1 is assigned to the DMA request factor selection bits	UART2 reception	Must not be set
9	Noise filter width	15ns	50ns
10	Reading P71	Reading the terminal when 0 is assigned to the direction register	Reading the terminal regardless of the value of the direction register
11	Initial value of UART2 output	H level (when 0 is assigned to the CLK polarity select bit)	The value set in latch P70 when the port is selected

Note 1: Make the settings given below when I^2C mode is in use.

Set 0 1 0 in bits 2, 1, 0 of the UART2 transmission/reception mode register. Disable the RTS/CTS function. Choose the MSB First function.

Note 2: Follow the steps given below to switch from a factor to another.

1. Disable the interrupt of the corresponding number.

2. Switch from a factor to another.

3. Reset the interrupt request flag of the corresponding number.

4. Set an interrupt level of the corresponding number.

Note 3: Set an initial value of SDA transmission output when serial I/O is invalid.



In the first place, the control bits related to the I^2C bus (simplified I^2C bus) interface are explained. Bit 0 of the UART special mode register (037716) is used as the I^2C mode selection bit.

Setting "1" in the I^2C mode select bit (bit 0) goes the circuit to achieve the I^2C bus (simplified I^2C bus) interface effective.

Table 1.15.9 shows the relation between the I^2C mode select bit and respective control workings. Since this function uses clock-synchronous serial I/O mode, set this bit to "0" in UART mode.




Figure 1.15.26. Functional block diagram for I²C mode

Figure 1.15.26 shows the functional block diagram for I²C mode. Setting "1" in the I²C mode selection bit (IICM) causes ports P70, P71, and P72 to work as data transmission-reception terminal SDA, clock inputoutput terminal SCL, and port P72 respectively. A delay circuit is added to the SDA transmission output, so the SDA output changes after SCL fully goes to "L". An attempt to read Port P71 (SCL) results in getting the terminal's level regardless of the content of the port direction register. The initial value of SDA transmission output in this mode goes to the value set in port P70. The interrupt factors of the bus collision detection interrupt, UART2 transmission interrupt, and of UART2 reception interrupt turn to the start/stop condition detection interrupt, acknowledgment non-detection interrupt, and acknowledgment detection interrupt respectively.

The start condition detection interrupt refers to the interrupt that occurs when the falling edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The stop condition detection interrupt refers to the interrupt that occurs when the rising edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The bus busy flag (bit 2 of the UART2 special mode register) is set to "1" by the start condition detection, and set to "0" by the stop condition detection.



The acknowledgment non-detection interrupt refers to the interrupt that occurs when the SDA terminal level is detected still staying "H" at the rising edge of the 9th transmission clock. The acknowledgment detection interrupt refers to the interrupt that occurs when SDA terminal's level is detected already went to "L" at the 9th transmission clock. Bit 1 of the UART2 special mode register (037716) is used as the arbitration lost detecting flag control bit. Arbitration means the act of detecting the nonconformity between transmission data and SDA terminal data at the timing of the SCL rising edge. This detecting flag is located at bit 3 of the UART2 reception buffer register (037F16), and "1" is set in this flag when nonconformity is detected. Use the arbitration lost detecting flag control bit to choose which way to use to update the flag, bit by bit or byte by byte. When setting this bit to "1" and updated the flag byte by byte if nonconformity is detected, the arbitration lost detecting flag is set to "1" at the falling edge of the 9th transmission clock.

If update the flag byte by byte, must judge and clear ("0") the arbitration lost detecting flag after completing the first byte acknowledge detect and before starting the next one byte transmission.

Bit 3 of the UART2 special mode register is used as SCL- and L-synchronous output enable bit. Setting this bit to "1" goes the P71 data register to "0" in synchronization with the SCL terminal level going to "L".



Some other functions added are explained here. Figure 1.15.27 shows their workings.

Bit 4 of the UART2 special mode register is used as the bus collision detect sampling clock select bit. The bus collision detect interrupt occurs when the RxD2 level and TxD2 level do not match, but the nonconformity is detected in synchronization with the rising edge of the transfer clock signal if the bit is set to "0". If this bit is set to "1", the nonconformity is detected at the timing of the overflow of timer A0 rather than at the rising edge of the transfer clock.

Bit 5 of the UART2 special mode register is used as the auto clear function select bit of transmit enable bit. Setting this bit to "1" automatically resets the transmit enable bit to "0" when "1" is set in the bus collision detect interrupt request bit (nonconformity).

Bit 6 of the UART2 special mode register is used as the transmit start condition select bit. Setting this bit to "1" starts the TxD transmission in synchronization with the falling edge of the RxD terminal.

CLK	
TxD/RxD	
 Timer A0	1: Timer A0 overflow
. Auto clear	function select bit of transmt enable bit (Bit 5 of the UART2 special mode register)
CLK	
TxD/RxD	
Bus collision detect interrupt request bit	
Transmit enable bit	/
. Transmit s 0: In normal s	art condition select bit (Bit 6 of the UART2 special mode register)
CLK	
	nabling transmission
TxD E	
E	edge of RxD2" selected
E	edge of RxD2" selected
E With "1: falling	edge of RxD2" selected

Figure 1.15.27. Some other functions added



UART2 Special Mode Register 2

UART2 special mode register 2 (address 037616) is used to further control UART2 in I^2C mode. Figure 1.15.28 shows the UART2 special mode register 2.

7 b6 b5 b4 b3 b2 b1 b0	1 5	Symbol Addre J2SMR2 0376			
	Bit symbol	Bit name	Function	R	N
	IICM2	I ² C mode selection bit 2	Refer to Table 1.15.10	0	С
· · · · · · · · · · · · · · · · · · ·	CSC	Clock-synchronous bit	0 : Disabled 1 : Enabled	0	С
	SWC	SCL wait output bit	0 : Disabled 1 : Enabled	0	С
 	ASL	SDA output stop bit	0 : Disabled 1 : Enabled	0	С
	STAC	UART2 initialization bit	0 : Disabled 1 : Enabled	0	С
	SWC2	SCL wait output bit 2	0: UART2 clock 1: 0 output	0	С
l	SDHI	SDA output disable bit	0: Enabled 1: Disabled (high impedance)	0	С
	SHTC	Start/stop condition control bit	Set this bit to "1" in I ² C mode (refer to Table 1.15.11)	0	С

Figure 1.15.28. UART2 special mode register 2



Bit 0 of the UART2 special mode register 2 (address 037616) is used as the I²C mode selection bit 2. Table 1.15.10 shows the types of control to be changed by I²C mode selection bit 2 when the I²C mode selection bit is set to "1". Table 1.15.11 shows the timing characteristics of detecting the start condition and the stop condition. Set the start/stop condition control bit (bit 7 of UART2 special mode register 2) to "1" in I²C mode.

Table 1.15.10.	Functions changed by I ² C mode selection bit 2
----------------	--


	Function	IICM2 = 0	IICM2 = 1
1	Factor of interrupt number 15	No acknowledgment detection (NACK)	UART2 transmission (the rising edge of the final bit of the clock)
2	Factor of interrupt number 16	Acknowledgment detection (ACK)	UART2 reception (the falling edge of the final bit of the clock)
3	DMA1 factor at the time when 1 1 0 1 is assigned to the DMA request factor selection bits	Must not be set	UART2 reception (the falling edge of the final bit of the clock)
4	Timing for transferring data from the UART2 reception shift register to the reception buffer.	The rising edge of the final bit of the reception clock	The falling edge of the final bit of the reception clock
5	Timing for generating a UART2 reception/ACK interrupt request	The rising edge of the final bit of the reception clock	The falling edge of the final bit of the reception clock

Table 1.15.11. Timing characteristics of detecting the start condition and the stop condition(Note1)

3 to 6 cycles < duration for setting-up (Note2) 3 to 6 cycles < duration for holding (Note2)

Note 1 : When the start/stop condition count bit is "1" .

Note 2 : "cycles" is in terms of the input oscillation frequency f(XIN) of the main clock.








Figure 1.15.29. Functional block diagram for I²C mode

Functions available in I^2C mode are shown in Figure 1.15.29 — a functional block diagram.

Bit 3 of the UART2 special mode register 2 (address 037616) is used as the SDA output stop bit. Setting this bit to "1" causes an arbitration loss to occur, and the SDA pin turns to high-impedance state at the instant when the arbitration lost detectng flag is set to "1".

Bit 1 of the UART2 special mode register 2 (address 037616) is used as the clock synchronization bit. With this bit set to "1" at the time when the internal SCL is set to "H", the internal SCL turns to "L" if the falling edge is found in the SCL pin; and the baud rate generator reloads the set value, and start counting within the "L" interval. When the internal SCL changes from "L" to "H" with the SCL pin set to "L", stops counting the baud rate generator, and starts counting it again when the SCL pin turns to "H". Due to this function, the UART2 transmission-reception clock becomes the logical product of the signal flowing through the internal SCL and that flowing through the SCL pin. This function operates over the period from the moment earlier by a half cycle than falling edge of the UART2 first clock to the rising edge of the ninth bit. To use this function, choose the internal clock for the transfer clock.

Bit 2 of the UART2 special mode register 2 (037616) is used as the SCL wait output bit. Setting this bit to "1" causes the SCL pin to be fixed to "L" at the falling edge of the ninth bit of the clock. Setting this bit to "0" frees the output fixed to "L".



Bit 4 of the UART2 special mode register 2 (address 037616) is used as the UART2 initialization bit. Setting this bit to "1", and when the start condition is detected, the microcomputer operates as follows.

- (1) The transmission shift register is initialized, and the content of the transmission register is transferred to the transmission shift register. This starts transmission by dealing with the clock entered next as the first bit. The UART2 output value, however, doesn't change until the first bit data is output after the entrance of the clock, and remains unchanged from the value at the moment when the microcomputer detected the start condition.
- (2) The reception shift register is initialized, and the microcomputer starts reception by dealing with the clock entered next as the first bit.
- (3) The SCL wait output bit turns to "1". This turns the SCL pin to "L" at the falling edge of the ninth bit of the clock.

Starting to transmit/receive signals to/from UART2 using this function doesn't change the value of the transmission buffer empty flag. To use this function, choose the external clock for the transfer clock.

Bit 5 of the UART2 special mode register 2 (037616) is used as the SCL pin wait output bit 2. Setting this bit to "1" with the serial I/O specified allows the user to forcibly output an "L" from the SCL pin even if UART2 is in operation. Setting this bit to "0" frees the "L" output from the SCL pin, and the UART2 clock is input/output.

Bit 6 of the UART2 special mode register 2 (037616) is used as the SDA output disable bit. Setting this bit to "1" forces the SDA pin to turn to the high-impedance state. Refrain from changing the value of this bit at the rising edge of the UART2 transfer clock. There can be instances in which arbitration lost detecting flag is turned on.



LCD Drive Control Circuit

The M30220 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display RAM
- Segment output enable register
- LCD mode register
- Charge-pump
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit

A maximum of 48 segment output pins and 4 common output pins can be used.


Up to 192 pixels can be controlled for LCD display. When the LCD enable bit is set to "1" after data is set in the LCD mode register, the segment output enable register and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel. When using the output port function, write data into the LCD display RAM while the time division select bit are "00" and the LCD output enable bit is "0", and if the LCDRAM output bit is set to "1", the SEG0 - SEG15 pin and the pin which are selected as segment output by the segment output enable register will respectively output the contents of the bit corresponds to the COMo of LCD display RAM.

Table 1.16.1 shows maximum number of display pixels at each duty ratio. Figure 1.16.1 shows the block diagram of LCD controller / driver.

Duty ratio	Maximum number of display pixel
2	96 dots or 8 segment LCD 12 digits
3	144 dots or 8 segment LCD 18 digits
4	192 dots or 8 segment LCD 24 digits












Figure 1.16.2. LCD-related registers



Charge-pump

The charge-pump performs threefold boosting. This circuit inputs a reference voltage for boosting from LCD power input pin VL1.

To activate the charge-pump, by the segment output enable register and the LCD mode register, choose the segment/port, select the time division and the bias control, and set up the LCD frame frequency counter, and select the count source for LCDCK, then set the LCD output enable bit (bit 7 at the address 012216) to "enable", apply a voltage equal to or greater than 1.3 V but not exceeding 2.1 V to the VL1 pin, after that, set the charge-pump control bit (bit 4 at address 012016) to "step up enabled". However, set the bias control to "1/3 bias" without fail.

When using the charge-pump, a voltage that is twice as large as VL1 occurs at VL2 pin, and a voltage that is three times as large as VL1 occurs at the VL3 pin.

The charge-pump control bit (bit 4 of the address 012016) controls the charge-pump.

When not using the charge-pump, enable the LCD output enable bit and apply an appropriate voltage to the LCD power supply input pins (VL1 to VL3). When the LCD output enable bit is disabled, the VL3 pin is connected to VCC internally.

Bias Control and Applied Voltage to LCD Power Input Pins

To the LCD power input pins (VL1 to VL3), apply the voltage shown in Table 1.16.2 according to the bias value. Select a bias value by the bias control bit (bit 2 of the address 012016).

	5
Bias value	Voltage value
	VL3 = VLCD
1/3 bias	VL2 = 2/3 VLCD
	VL1 = 1/3 VLCD
1/2 bias	VL3 = VLCD
	VL2 = VL1 = 1/2 VLCD

Table 1.16.2. Bias control and applied voltage to VL1 to VL3

Note : VLCD is the maximum value of supplied voltage for the LCD panel.




Figure 1.16.3. Example of circuit at each bias



Common Pin and Duty Ratio Control

The common pins (COM₀ to COM₃) to be used are determined by duty ratio. Select duty ratio by the duty ratio select bits (bits 0 and 1 of address 012016).

Table 1.16.3. Duty ratio control and common pins used	Table 1.16.3.	Dutv ratio	control and	common	pins used
---	---------------	------------	-------------	--------	-----------

Duty	Duty ratio	select bit	Common pins used
ratio	Bit 1	Bit 0	
2	0	1	COM0, COM1 (Note 1)
3	1	0	COM0 to COM2 (Note 2)
4	1	1	COM0 to COM3

Note 1 : COM₂ and COM₃ are open.

Note 2 : COM3 is open.

LCD Display RAM

Address 010016 to 011716 is the designated RAM for the LCD display. When "1" are written to these addresses, the corresponding segments of the LCD display panel are turned on.

Figure 1.16.4 shows the LCD display RAM map.

Bit	7	6	5	4	3	2	1	0	R	w
Address	COM ₃	COM ₂	COM ₁	COM ₀	COM ₃	COM ₂	COM ₁	COM ₀		1
010016		SEG1			SEG ₀			0	0	
010116		SE	G3		SEG ₂			0	0	
010216		SEG5			SEG4			0	0	
010316		SEG7			SEG6			0	0	
010416		SEG9				SEG8			0	¦Ο
010516		SEG11				SE	G10		0	0
010616		SEG13			SEG12			0	0	
010716	SEG15			SEG14			0	¦0		
010816	SEG17			SEG16			0	0		
010916	SEG19			SEG18			0	0		
010A16	SEG21			SEG20				0		
010B16		SEG23			SEG22			0	¦Ο	
010C16	SEG25			SEG24			0	0		
010D16	SEG27				SE	G26		0	<u>i O</u>	
010E16		SEG29			SEG28			0	0	
010F16		SEG31			SEG30			0	0	
011016	SEG33			SEG32			0	0		
011116	SEG35			SEG34			0	<u>; 0</u>		
011216	SEG37			SEG36			0	0		
011316	SEG39			SEG38			0	0		
011416	SEG41			SEG40			-	İΟ		
011516		SE	G43			SE	G42			0
011616		SE	G45		SEG44				0	
011716		SE	G47			SE	G46		0	įΟ

Figure 1.16.4. LCD display RAM map


LCD Drive Timing

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation. The LCDCK count source frequency is fC1 (same frequency as XCIN) or f32 (divide-by-32 of XIN frequency).

 $f(LCDCK) = \frac{(frequency of count source for LCDCK)}{16 X (LCD frame frequency count value + 1)}$ Frame frequency= $\frac{f(LCDCK)}{duty ratio}$




Figure 1.16.5 shows the LCD drive waveform (1/2 bias), Figure 1.16.6 shows the LCD drive waveform (1/3 bias).





LCD Drive Control Circuit





A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P90 to P97 also function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting bit 5 of 03D716 to connect VREF.

The result of A-D conversion is stored in the A-D registers of the selected pins. When set to 10-bit precision, the low 8 bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the low 8 bits are stored in the even addresses.

Table 1.17.1 shows the performance of the A-D converter. Figure 1.17.1 shows the block diagram of the A-D converter, and Figures 1.17.2 and 1.17.3 show the A-D converter-related registers.

Item	Performance				
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)				
Analog input voltage (Note 1)	0V to AVcc (Vcc)				
Operating clock ϕ AD (Note 2)	VCC = 4.0 to 5.5V fAD/divide-by-2 of fAD/divide-by-4 of fAD, fAD=f(XIN)				
	Vcc = 2.7 to 4.0V divide-by-2 of fAD/divide-by-4 of fAD, fAD= $f(XIN)$				
Resolution	8-bit or 10-bit (selectable)				
Absolute precision	Vcc = 5V • Without sample and hold function				
	±3LSB				
	 With sample and hold function (8-bit resolution) 				
	±2LSB				
	 With sample and hold function (10-bit resolution) 				
	±3LSB				
	Vcc = 3V • Without sample and hold function (8-bit resolution)				
	±2LSB				
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,				
	and repeat sweep mode 1				
Analog input pins	8pins (ANo to AN7)				
A-D conversion start condition	Software trigger				
	A-D conversion starts when the A-D conversion start flag changes to "1"				
	• External trigger (can be retriggered)				
	A-D conversion starts when the A-D conversion start flag is "1" and the				
	ADTRG/P130 input changes from "H" to "L"				
Conversion speed per pin	Without sample and hold function				
	8-bit resolution: 49 ¢AD cycles, 10-bit resolution: 59 ¢AD cycles				
	With sample and hold function				
8-bit resolution: 28 ¢AD cycles, 10-bit resolution: 33 ¢AD cycles					

Table 1.17.1. Performance of A-D converter
--

Note 1: Does not depend on use of sample and hold function.

Note 2: Without sample and hold function, set the ϕAD frequency to 250kHz min.

With the sample and hold function, set the ϕAD frequency to 1MHz min.



A-D Converter




Figure 1.17.1. Block diagram of A-D converter






Figure 1.17.2. A-D converter-related registers (1)






Figure 1.17.3. A-D converter-related registers (2)



(1) One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 1.17.2 shows the specifications of one-shot mode. Figure 1.17.4 shows the A-D control register in one-shot mode.

Table 1.17.2. One-shot mode specifications

Item	Specification		
Function	The pin selected by the analog input pin select bit is used for one A-D conversion		
Start condition	Writing "1" to A-D conversion start flag		
Stop condition	• End of A-D conversion (A-D conversion start flag changes to "0", except		
	when external trigger is selected)		
	 Writing "0" to A-D conversion start flag 		
Interrupt request generation timing	End of A-D conversion		
Input pin	One of AN ₀ to AN ₇ , as selected		
Reading of result of A-D converter	Read A-D register corresponding to selected pin		





Figure 1.17.4. A-D conversion register in one-shot mode

(2) Repeat mode

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. Table 1.17.3 shows the specifications of repeat mode. Figure 1.17.5 shows the A-D control register in repeat mode.

Table 1.17.3.	Repeat mode	specifications
---------------	-------------	----------------

Item	Specification
Function	The pin selected by the analog input pin select bit is used for repeated A-D conversion
Star condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	One of AN ₀ to AN ₇ , as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)




(3) Single sweep mode

In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. Table 1.17.4 shows the specifications of single sweep mode. Figure 1.17.6 shows the A-D control register in single sweep mode.

Table 1.17.4. Single sweep mode specifications

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for one-by-one A-D conversion
Start condition	Writing "1" to A-D converter start flag
Stop condition	• End of A-D conversion (A-D conversion start flag changes to "0", except
	when external trigger is selected)
	Writing "0" to A-D conversion start flag
Interrupt request generation timing	End of A-D conversion
Input pin	ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), or ANo to AN7 (8 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin





(4) Repeat sweep mode 0

In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. Table 1.17.5 shows the specifications of repeat sweep mode 0. Figure 1.17.7 shows the A-D control register in repeat sweep mode 0.

Table 1.17.5. Repeat sweep mode 0 specifications

Item	Specification		
Function	The pins selected by the A-D sweep pin select bit are used for repeat A-D conversion		
Start condition	Writing "1" to A-D conversion start flag		
Stop condition	Writing "0" to A-D conversion start flag		
Interrupt request generation timing	None generated		
Input pin	ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), or ANo to AN7 (8 pins)		
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)		




Figure 1.17.7. A-D conversion register in repeat sweep mode 0



(5) Repeat sweep mode 1

In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 1.17.6 shows the specifications of repeat sweep mode 1. Figure 1.17.8 shows the A-D control register in repeat sweep mode 1.

Table 1.17.6.	Repeat swee	p mode 1 s	pecifications

Item	Specification
Function	All pins perform repeat A-D conversion, with emphasis on the pin or
	pins selected by the A-D sweep pin select bit
	Example : ANo selected ANo \rightarrow AN1 \rightarrow ANo \rightarrow AN2 \rightarrow ANo \rightarrow AN3, etc
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	With emphasis on these pins ; AN0 (1 pin), AN0 and AN1 (2 pins), AN0 to AN2
	(3 pins), AN0 to AN3 (4 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)




Figure 1.17.8. A-D conversion register in repeat sweep mode 1



Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 ϕ AD cycle is achieved with 8-bit resolution and 33 ϕ AD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used. When sample and hold is selected, apply a 4.0 V - 5.5 V voltage to Vcc.



D-A Converter

This is an 8-bit, R-2R type D-A converter. The microcomputer contains three independent D-A converters of this type.

D-A conversion is performed when a value is written to the corresponding D-A register. Bits 0 to 2 (D-A output enable bits) of the D-A control register decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed.

Output analog voltage (V) is determined by a set value (n : decimal) in the D-A register.

VREF : reference voltage

Table 1.18.1 lists the performance of the D-A converter. Figure 1.18.1 shows the block diagram of the D-A converter. Figure 1.18.2 shows the D-A control register. Figure 1.18.3 shows the D-A converter equivalent circuit.

Table 1.18.1. Performance of D-A converter

Item	Performance
Conversion method	R-2R method
Resolution	8 bits
Analog output pin	3 channels




Figure 1.18.1. Block diagram of D-A converter






Figure 1.18.2. D-A control register




Figure 1.18.3. D-A converter equivalent circuit



Programmable I/O Ports

There are 104 programmable I/O ports: P0 to P13 (excluding P77). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P77 is an input-only port and has no built-in pull-up resistance.

Figures 1.19.1 to 1.19.4 show the programmable I/O ports. Figure 1.19.5 shows the I/O pins.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

(1) Direction registers

Figure 1.19.6 shows the direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

Note: There is no direction register bit for P77.

(2) Port registers

Figure 1.19.7 shows the port registers.

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

(3) Pull-up control registers

Figure 1.19.8 shows the pull-up control registers.

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input. The pull-up resistance is not connected for pins that are set for output from peripheral functions, regardless of the setting in the pull-up control register. When pull-up is ON for ports P1 and P2, an intermittent pull-up that pulls up the port for only a set period of time, can be performed from the key input mode register.

(4) Key input mode register

Figure 1.19.9 shows the key input mode register.


With bits 0 and 1 of this register, it is possible to select both edges or the fall edge of the key input for P1 and P2. Also, with bit 2, it is possible to make the pull-up for a port (P1 or P2), which is set for pull-up using the pull-up control register, automatically connect as an intermittent pull-up. And, using the significant 3 bits, the pull-up resistance can be connected to and disconnected from ports P12 and P13.

(5) Real-time port control register

Figure 1.19.10 shows the real-time port control register. The real-time port control register can be used to set the registers of ports P0, P1, P2 and P12 for real-time port output, whereby output is synchronized with timer overflow of timers A0, A1, A5 and A6 in the timer mode. For details, see "Real-time Port".



Programmable I/O Port









Figure 1.19.2. Programmable I/O ports (2)



Programmable I/O Port








Figure 1.19.4. Programmable I/O ports (4)




Figure 1.19.5. I/O pins







Figure 1.19.6. Direction register










Figure 1.19.8. Pull-up control register






Figure 1.19.9. Key input mode register




Figure 1.19.10. Realtime port control register



Pin name	Connection
Ports P0 to P13 (excluding P77)	After setting for output mode, leave these pins open; or after setting for input mode, connect every pin to Vss via a resistor (Note 1, Note 3).
XOUT (Note 2), XCOUT	Open
XCIN	Connect this pin to Vss via a resistor (pull-down)
NMI	Connect this pin to Vcc via a resistor (pull-up)
AVcc	Connect to Vcc
AVSS, VREF	Connect to Vss
COM0 to COM3	Open
SEG0 to SEG15	Open
C1, C2	Open
VL2, VL3	Connect to Vcc
VL1	Connect to Vss
CNVss	Connect this pin to Vss via a resistor (pull-down)

Table 1.19.1. Example connection of unused	pins in single-chip mode
--	--------------------------

Note 1: If setting these pins in output mode and opening them, ports are in input mode until switched into output mode by use of software after reset. Thus the voltage levels of the pins become unstable, and there can be instances in which the power source current increases while the ports are in input mode.

In view of an instance in which the contents of the direction registers change due to a runaway generated by noise or other causes, setting the contents of the direction registers periodically by use of software increases program reliability.

- Note 2: When an external clock is input to the XIN pin.
- Note 3: Output "L" if port P70 and P71 are set to output mode. Port P70 and P71 are N channel open drain.




Figure 1.19.11. Example connection of unused pins



Usage Precaution

Timer A (timer mode)

(1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF16". Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.

Timer A (event counter mode)

- (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF16" by underflow or "000016" by overflow. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.
- (2) When stop counting in free run type, set timer again.

Timer A (one-shot timer mode)

- (1) Setting the count start flag to "0" while a count is in progress causes as follows:
 - The counter stops counting and a content of reload register is reloaded.
 - The TAiOUT pin outputs "L" level.
 - The interrupt request generated and the timer Ai interrupt request bit goes to "1".
- (2) The timer Ai interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures:
 - Selecting one-shot timer mode after reset.
 - Changing operation mode from timer mode to one-shot timer mode.
 - Changing operation mode from event counter mode to one-shot timer mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.

Timer A (pulse width modulation mode)

- (1) The timer Ai interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures:
 - Selecting PWM mode after reset.
 - Changing operation mode from timer mode to PWM mode.
 - Changing operation mode from event counter mode to PWM mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.

(2) Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAiOUT pin is outputting an "H" level in this instance, the output level goes to "L", and the timer Ai interrupt request bit goes to "1". If the TAiOUT pin is outputting an "L" level in this instance, the level does not change, and the timer Ai interrupt request bit does not becomes "1".

Timer B (timer mode, event counter mode)

(1) Reading the timer Bi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Bi register with the reload timing gets "FFFF16". Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value.



Timer B (pulse period/pulse width measurement mode)

- (1) If changing the measurement mode select bit is set after a count is started, the timer Bi interrupt request bit goes to "1".
- (2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.

Real time port

- (1) Make sure timer Ai for real time port output is set for timer mode, and is set to have "no gate function" using the gate function select bit.
- (2) Before setting the real time port mode select bit to "1", temporarily turn off the timer Ai used and write its set value to the timer Ai register.

Serial I/O

When the IIC mode select bit (bit 0 at address 037716) is set to "1";

- (1) When setting up port P7 (address 03EF16), write immediate values. If you use Read/Modify/Write instructions (BSET, BCLR, AND, OR, etc..) on the port P7 direction register, the value of P71 direction register may change to unknown data.
- (2) Only for the mask ROM version, when the internal/external clock select bit (bit 3 of address 037816) is set to "1 (set to slave)", the SCL wait output bit (bit 2 of address 037616) and SCL wait output bit 2 (bit 5 of address 037616) do not function.
- (3) Only for the mask ROM version, when the internal/external clock select bit (bit 3 of address 037816) is set to "1 (set to slave)", the port P71 cannot be read unless the port P71 direction register (bit 1 of address 03EF16) is set to "0", although it is specified as follows; "When IICM=1, the port pin shall be able to be read even if the P71 direction register=1."

A-D Converter

- (1) Write to each bit (except bit 6) of A-D control register 0, to each bit of A-D control register 1, and to bit 0 of A-D control register 2 when A-D conversion is stopped (before a trigger occurs).
 In particular, when the Vref connection bit is changed from "0" to "1", start A-D conversion after an elapse of 1 µs or longer.
- (2) When changing A-D operation mode, select analog input pin again.
- (3) Using one-shot mode or single sweep mode
 - Read the correspondence A-D register after confirming A-D conversion is finished. (It is known by A-D conversion interrupt request bit.)
- (4) Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1 Use the undivided main clock as the internal CPU clock.

Stop Mode and Wait Mode

- (1) When returning from stop mode by hardware reset, RESET pin must be set to "L" level until main clock oscillation is stabilized.
- (2) When switching to either wait mode or stop mode, instructions occupying four bytes either from the WAIT instruction or from the instruction that sets the every-clock stop bit to "1" within the instruction queue are prefetched and then the program stops. So put at least four NOPs in succession either to the WAIT instruction or to the instruction that sets the every-clock stop bit to "1".
- (3) When the MCU running in low-speed or low power dissipation mode, do not enter WAIT mode with WAIT peripheral function clock stop bit set to "1".



Interrupts

(1) Reading address 0000016

• When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0". Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0". Though the interrupt is generated, the interrupt routine may not be executed.

Do not read address 0000016 by software.

(2) Setting the stack pointer

• The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt. When using the NMI interrupt, initialize the stack pointer at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the NMI interrupt is prohibited.

- (3) The NMI interrupt
 - The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc via a resistor (pull-up) if unused. Be sure to work on it.
 - Do not get either into stop mode with the $\overline{\text{NMI}}$ pin set to "L".
- (4) External interrupt

• When the polarity of the INTo to INT5 pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0".

- (5) Rewrite the interrupt control register
 - To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example	1:
---------	----

INT	SWITCH	11:	
	FCLR AND.B	l #00h, 0055h	; Disable interrupts. ; Clear TA0IC int. priority level and int. request bit.
	NOP NOP		; Four NOP instructions are required when using HOLD function.
	FSET	I	; Enable interrupts.
Exam			
INT_	_SWITCH	12:	
	FCLR	1	; Disable interrupts.
	AND.B	#00h, 0055h	; Clear TA0IC int. priority level and int. request bit.
	MOV.W	MEM, R0	; Dummy read.
	FSET	1	; Enable interrupts.
Exam			
INT_	_SWITCH	13:	
	PUSHC	FLG	; Push Flag register onto stack
	FCLR	1	; Disable interrupts.
	AND.B	#00h, 0055h	; Clear TA0IC int. priority level and int. request bit.
	POPC	FLG	; Enable interrupts.
The second			estimate (for much any units of the LIOLD for estimate) and descent and include

The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

 When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.
 Instructions : AND, OR, BCLR, BSET



Symbol	Parameter		Condition	Rated value	Unit
Vcc	Supply voltage		Vcc=AVcc	– 0.3 to 6.5	V
AVcc	Analog s	upply voltage	Vcc=AVcc	- 0.3 to 6.5	V
Vı	Input voltage	RESET, VREF, XIN P00 to P07, P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P87, P90 to P97, P100 to P107, P110 to P117, P120 to P127, P130 to P132 (Mask ROM version CNVss)		- 0.3 to Vcc+0.3	V
		VL1		– 0.3 to VL2	
		VL2		VL1 to VL3	
		VL3		VL2 to 6.5	
		P70, P71, C1, C2 (flash memory version CNVss)		– 0.3 to 6.5	
Vo	Output voltage	P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60 to P67, P72 to P76, P80 to P87, P90 to P97, P130 to P132, XOUT		- 0.3 to Vcc+0.3	V
		P00 to P07, P100 to P107,	When output port	- 0.3 to Vcc	
		P110 to P117, P120 to P127,	When segment output	- 0.3 to VL3	
		P70, P71		- 0.3 to 6.5	
Pd	Power dissipation		Ta = 25°C	300	mW
Topr	Operatin	g ambient temperature		– 20 to 85	°C
Tstg	Storage	temperature		- 40 to 150	°C

Table 1.21.1. Absolute maximum ratings



					ال الم ال			
Symbol		Para	neter		Min	Тур.	Max.	Unit
Vcc	Supply voltage				2.7	5.0	5.5	V
AVcc	Analog supply	voltage				Vcc		V
Vss	Analog supply	voltage				0		V
AVss	Analog supply	voltage				0		V
Viн	HIGH input voltage	P00 to P07, P10 to P P50 to P57, P60 to P P100 to P107, P110 t XIN, RESET, CNVss	67, P72 to P77, P8 to P117, P120 to P	o to P87, P90 to P97,	0.8Vcc		Vcc	V
		P70, P71			0.8Vcc		6.5	
VIL	LOW input voltage	P00 to P07, P10 to P P50 to P57, P60 to P P100 to P107, P110 t XIN, RESET, CNVss	67, P70 to P77, P8	o to P87, P90 to P97,	0		0.2Vcc	V
IOH (peak)	HIGH peak	P00 to P07, P100 to I	P107, P110 to P11	7, P120 to P127			-0.5	mA
	output current (Note 2)	P10 to P17, P20 to P P50 to P57, P60 to P P130 to P132					-10.0	
IOH (avg)	HIGH average	P00 to P07, P100 to I	P107, P110 to P11	7, P120 to P127			-0.1	
ion (avg)	output current (Note 1)	P10 to P17, P20 to P P50 to P57, P60 to P P130 to P132					-5.0	mA
IOL (peak)	LOW peak	P00 to P07, P100 to I	P107, P110 to P11	7, P120 to P127			5.0	
	output current (Note 2)	P10 to P17, P20 to P2 P50 to P57, P60 to P0 P130 to P132	, ,				10.0	mA
IOL (avg)	LOW average	P00 to P07, P100 to I	P107, P110 to P11	7, P120 to P127			2.5	
output current (Note 1)	P10 to P17, P20 to P2 P50 to P57, P60 to P P130 to P132					5.0	mA	
				Vcc=4.0V to 5.5V	0		10	MHz
f (Xin)	Main clock inp	Main clock input	No wait	Vcc=2.7V to 4.0V	0		5 x Vcc -10.000	MHz
. (22112)	oscillation freq			Vcc=4.0V to 5.5V	0		10	MHz
(Note		Note 3)	With wait	Vcc=2.7V to 4.0V	0		2.31 x Vcc +0.760	MHz
f (Xcin)	Subclock oscilla	tion frequency				32.768	50	kHz

Table 1.21.2. Recommended operating conditions (referenced to Vcc = 2.7V to 5.5V at Ta = - 20 to 85°C unless otherwise specified)

Note 1: The mean output current is the mean value within 100ms.

Note 2: The total IoL (peak) for ports P0, P1, P2, P30 to P35, P4, P5, P6, P70 to P76 and P122 to P127 must be 80mA max. The total IOH (peak) for ports P0, P1, P2, P30 to P35, P4, P5, P6, P72 to P76 and P122 to P127 must be 80mA max. The total IoL (peak) for ports P8, P9, P10, P11, P120, P121 and P130 to P132 must be 80mA max. The total IOH (peak) for ports P8, P9, P10, P11, P120,P121 and P130 to P132 must be 80mA max.

Note 3: Relationship between main clock oscillation frequency and supply voltage.






Table 1.21.3. Electrical characteristics (referenced to Vcc = 5V, Vss = 0V at Ta = 25°C, f(XIN)=10MHz unless otherwise specified)

• • •	Deremeter				S	11.9		
Symbol		Param	ieter	Measuring condition	Min	Тур.	Max.	Unit
Vон	HIGH output voltage	P00 to P07, P P110 to P117	100 to P107, , P120 to P127	Іон= –0.1mA	3.0			V
Vон	HIGH output voltage		20 to P27, P30 to P35, 50 to P57, P60 to P67,	Іон= –5mA	3.0			
		P72 to P76, P P130 to P132	80 to P87, P90 to P97,	Іон= –200µА	4.7			V
Vон	HIGH output Xout voltage		HIGHPOWER	Iон= –1mA	3.0			V
	voltage		LOWPOWER	Іон= –0.5mA	3.0			v
Vон	HIGH output voltage	Хсоит	HIGHPOWER LOWPOWER	With no load applied With no load applied		3.0 1.6		V
Vol	LOW output voltage	P30 to P35, P	10 to P17, P20 to P27, 40 to P47, P50 to P57,	lo∟=5mA			2.0	V
		P90 to P97, P	, P120 to P127,	Ιοι=200μΑ			0.45	
Vol	LOW output	Холт	HIGHPOWER	IoL=1mA			2.0	V
-	voltage		LOWPOWER	IOL=0.5mA			2.0	v
Vol	LOW output	Xcout	HIGHPOWER	With no load applied		0		V
VOL	voltage	XCOOT	LOWPOWER	With no load applied		0		V
VT+-VT-	Hysteresis	INT ₀ to INT ₅ , CTS ₁ , CLK ₀ , TA2OUT to TA	7IN, TB0IN to TB5IN, ADTRG, CTS0, CLK1, NMI, A40UT, TA70UT, ote), KI16 to KI19		0.2		0.8	V
VT+-VT-	Hysteresis	RESET			0.2		1.8	V
Іін	HIGH input current	P30 to P35, P P60 to P67, P P90 to P97, P P110 to P117	10 to P17, P20 to P27, 40 to P47, P50 to P57, 70 to P77, P80 to P87, 100 to P107, , P120 to P127, , XIN, RESET, CNVss	VI=5V			5.0	μΑ
lıL	LOW input current	P30 to P35, P P60 to P67, P P90 to P97, P P110 to P117	10 to P17, P20 to P27, 40 to P47, P50 to P57, 70 to P77, P80 to P87, 100 to P107, , P120 to P127, , XIN, RESET, CNVss	VI=0V			-5.0	μΑ
Rpullup	Pull-up resistance	P30 to P35, P P60 to P67, P P90 to P97, P	, P120 to P127,	VI=0V	30.0	50.0	167.0	kΩ
RfXIN	Feedback res	sistance X	ÎN			1.0		MΩ
Rfxcin	Feedback res	sistance X	CIN			6.0		MΩ
Vram	RAM retentio	on voltage		When clock is stopped	2.0			V

Note : Has no effect during intermittent pullup operation.



Table 1.21.4. Electrical characteristics (referenced to Vcc = 5V, Vss = 0V at Ta = 25°C, f(XIN)=10MHz unless otherwise specified)

					Standard			
Symbol	Parameter	r	Measurir	Measuring condition		Тур.	Max.	Unit
			Mask ROM, flash memory versions	f(XIN)=10MHz Square wave, no division		19.0	38.0	mA
		Mask ROM version	f(Xcin)=32kHz Square wave		90.0		μA	
		l/o pin is no	Flash memory version	f(Xcin)=32kHz Square wave		200.0		μA
lcc	Power supply current	load applied	Mask ROM, flash memory versions	f(XCIN)=32kHz When a WAIT instruction is executed		4.0		μΑ
				When clock is stopped Ta=25 °C			1.0	
				When clock is stopped Ta=85 °C			20.0	μA
VL3	Supply voltage (VL3) (Note	e)	When charge-pump	not used	2.7		6.5	V
VL1	Supply voltage (VL1)		When charge-pump used		1.3	1.7	2.1	V
IL1	Power supply current (VL1) VL1=1.		VL1=1.7V, f(LCDCK) =	200Hz		3.0	6.0	μA

Note: Rating: VL1=-0.3 V to VL2, VL2=VL1 to VL3, VL3=VL2 to 6.5V.

Table 1.21.5. A-D conversion characteristics (referenced to VCC = AVCC = VREF = 5V, Vss = AVSS = 0V at Ta = 25°C, f(XIN) = 10MHz unless otherwise specified)

Symbol	Parameter		Maggining condition	S	Standard			
Symbol		Parameter	Measuring condition	Min.	Тур.	Max.	Unit	
-	Resolution	on	Vref =Vcc			10	Bits	
-	Absolute accuracy	Sample & hold function not available	VREF =VCC = 5V			±3	LSB	
	accuracy	Sample & hold function available(10bit)	VREF =VCC= 5V			±3	LSB	
		Sample & hold function available(8bit)	VREF = VCC = 5V			±2	LSB	
RLADDER	Ladder r	esistance	VREF =VCC	10		40	kΩ	
t CONV	Conversi	ion time(10bit)		3.3			μs	
t CONV	Conversi	ion time(8bit)		2.8			μS	
t SAMP	Sampling	g time		0.3			μs	
Vref	Reference	ce voltage		2		Vcc	V	
Via	Analog ir	nput voltage		0		Vref	V	

Table 1.21.6. D-A conversion characteristics (referenced to VCC = AVCC =VREF =5V, VSS = AVSS = 0V at Ta = 25°C, f(XIN) = 10MHz unless otherwise specified)

Quarkal	Demonster		S	1.1		
Symbol	Parameter	Measuring condition	Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
_	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(Note)			1.5	mA

Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016". The A-D converter's ladder resistance is not included.

Also, when the Vref is unconnected at the A-D control register, IVREF is sent.



Timing requirements (referenced to VCC = 5V, VSS = 0V at Ta = 25°C unless otherwise specified)

Table 1.21.7. External clock input

Symbol	Deservator	Star	L lucit	
	Parameter		Max.	Unit
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(∟)	External clock input LOW pulse width	40		ns
tr	External clock rise time		15	ns
tr	External clock fall time		15	ns

Table 1.21.8. Timer A input (counter input in event counter mode)

Question		Stan	dard	
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	100		ns
tw(TAH)	TAin input HIGH pulse width	40		ns
tw(TAL)	TAin input LOW pulse width	40		ns

Table 1.21.9. Timer A input (gating input in timer mode)

	I Parameter		Standard	
Symbol			Max.	Unit
tc(TA)	TAiın input cycle time	400		ns
tw(TAH)	TAiın input HIGH pulse width	200		ns
tw(TAL)	TAin input LOW pulse width	200		ns

Table 1.21.10. Timer A input (external trigger input in one-shot timer mode)

Symbol	Parameter		Standard	
			Max.	Unit
tc(TA)	TAiın input cycle time	200		ns
tw(TAH)	TAiın input HIGH pulse width	100		ns
tw(TAL)	TAilN input LOW pulse width	100		ns

Table 1.21.11. Timer A input (external trigger input in pulse width modulation mode)

Symbol	Parameter		Standard	
	Parameter	Min.	Max.	Unit
tw(TAH)	TAil input HIGH pulse width	100		ns
tw(TAL)	TAilN input LOW pulse width	100		ns

Table 1.21.12. Timer A input (up/down input in event counter mode)

Symbol	Devenuelas	Star	11.1	
	Parameter	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns



Timing requirements (referenced to VCC = 5V, VSS = 0V at Ta = 25°C unless otherwise specified)

Cumbal	Demonster	Stan	Standard		
Symbol	bol Parameter Min.		Max.	Unit	
tc(TB)	TBin input cycle time (counted on one edge)	100		ns	
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	40		ns	
tw(TBL)	TBin input LOW pulse width (counted on one edge)	40		ns	
tc(TB)	TBin input cycle time (counted on both edges)	200		ns	
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	80		ns	
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns	

Table 1.21.13. Timer B input (counter input in event counter mode)

Table 1.21.14. Timer B input (pulse period measurement mode)

Symbol	Parameter		Standard	
			Max.	Unit
tc(TB)	TBiin input cycle time	400		ns
tw(TBH)	TBiin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.21.15. Timer B input (pulse width measurement mode)

Symbol	Parameter		Standard	
Symbol			Max.	Unit
tc(TB)	TBilN input cycle time	400		ns
tw(TBH)	TBilN input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.21.16. A-D trigger input

Symbol	Parameter		Standard		
	Falameter	Min.	Max.	Unit	
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns	
tw(ADL)	ADTRG input LOW pulse width	125		ns	


Table 1.21.17. Serial I/O

Symbol	Parameter	Star	Unit	
Symbol	Falameter	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
t h(C-D)	RxDi input hold time	90		ns

Table 1.21.18. External interrupt INTi inputs

Symbol Parameter	Parameter	Standard		Unit
	i didificici	Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns














Table 1.21.19. Electrical characteristics (referenced to $V_{CC} = 3V$, $V_{SS} = 0V$ at $Ta = 25^{\circ}C$, $f(X_{IN}) = 7MHz$, with wait)

0	Parameter				5	1.1		
Symbol		Parameter		Measuring condition	Min	Тур.	Max.	Unit
Vон	HIGH output voltage	P00 to P07, P100 P110 to P117, P1		Іон= –20µА	2.0			V
Vон	HIGH output voltage	P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60 to P67, P72 to P76, P80 to P87, P90 to P97, P130 to P132		Iон= –1mA	2.5			V
Vон	HIGH output	Vour	HIGHPOWER	Iон= –0.1mA	2.5			v
VOH	voltage	XUUI	LOWPOWER	Іон= –50µА	2.5			v
Vон	HIGH output	Xcout	HIGHPOWER	With no load applied		3.0		v
VON	voltage	XC001	LOWPOWER	With no load applied		1.6		v
Vol	LOW output voltage	P30 to P35, P40 t		IoL=1mA			0.5	V
Vol	LOW output	Your	HIGHPOWER	lo∟=0.1mA			0.5	
VOL	voltage	LOWPOWER		Iol=50µA			0.5	V
	1.011/		HIGHPOWER	With no load applied		0		
Vol	LOW output XCOUT voltage		LOWPOWER	With no load applied		0		V
VT+-VT-	Hysteresis	TA0IN to TA7IN, TB0IN to TB5IN, INTo to INT5, ADTRG, CTS0, CTS1, CLK0, CLK1, NMI, TA20UT to TA40UT, TA70UT, KI0 to KI15 (Note), KI16 to KI19			0.2		0.8	V
VT+-VT-	Hysteresis	RESET			0.2		1.8	V
Іін	HIGH input current	P00 to P07, P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, P110 to P117, P120 to P127, P130 to P132, XIN, RESET, CNVss		VI=3V			4.0	μA
lıL	LOW input current	P00 to P07, P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, P110 to P117, P120 to P127, P130 to P132, XIN, RESET, CNVss		VI=0V			-4.0	μA
Rpullup	Pull-up resistance	P00 to P07, P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60 to P67, P72 to P76, P80 to P87, P90 to P97, P100 to P107, P110 to P117, P120 to P127, P130 to P132		VI=0V	66.0	120.0	500.0	kΩ
RfXIN	Feedback res	sistance XIN				3.0		MΩ
Rfxcin	Feedback res	sistance Xcin				10.0		MΩ
Vram	RAM retentio	n voltage		When clock is stopped	2.0			V

Note : Has no effect during intermittent pullup operation.



Table 1.21.20. Electrical characteristics (referenced to VCC = 3V, VSS = 0V at Ta = 25°C, f(XIN) = 7MHz, with wait)

	Parameter		Measuring condition		Standard			
Symbol					Min.	Typ.	Max.	Unit
Icc			Mask ROM, flash memory versions	f(XIN)=7MHz Square wave, no division		6.0	15.0	mA
			Mask ROM version	f(Xcın)=32kHz Square wave		40.0		μA
			Flash memory version	f(Xcin)=32kHz Square wave		150.0		μA
		I/o pin is no load applied	Mask ROM, flash memory versions	f(XCIN)=32kHz When a WAIT instruction is executed Oscillation capacity High (Note)		2.8		μA
				f(XCIN)=32kHz When a WAIT instruction is executed Oscillation capacity Low (Note 1)		0.9		μA
				When clock is stopped Ta=25 °C			1.0	
				When clock is stopped Ta=85 °C			20.0	μA
VL3	Supply voltage (VL3) (Note	e 2)	When charge-pump	not used	2.7		6.5	V
VL1	Supply voltage (VL1)		When charge-pump used		1.3	1.7	2.1	V
IL1	Power supply current (VL1)		VL1=1.7V, f(LCDCK)=	200Hz		3.0	6.0	μA

Note 1: With one timer operated using fc32. Note 2: Rating: VL1=-0.3 V to VL2, VL2=VL1 to VL3, VL3=VL2 to 6.5V.

Table 1.21.21. A-D conversion characteristics (referenced to VCC = AVCC = VREF = 3V, VSS = AVSS = 0V at Ta = 25°C, f(XIN) = 7MHz, with wait unless otherwise specified)

Symbol	Parameter	Macouring condition	Standard			Unit	
Symbol		Farameter	Measuring condition	Min.	Тур.	Max.	Offic
-	Resolution	on	Vref =Vcc			10	Bits
-	Absolute accuracy	Sample & hold function not available(8bit)	Vref=Vcc=3V, øad=fad/2			±2	LSB
RLADDER	Ladder re	esistance	Vref =Vcc	10		40	kΩ
t CONV	Convers	ion time(8bit)		14.0			μs
Vref	Reference	ce voltage		2.7		Vcc	V
Via	Analog i	nput voltage		0		Vref	V

Table 1.21.22. D-A conversion characteristics (referenced to VCC = AVCC= VREF= 3V, VSS = AVSS = 0V, at Ta = 25°C, f(XIN) = 7MHz unless otherwise specified)

Ci irrah al	Parameter		Standard			1.1.0.14
Symbol		Measuring condition	Min.	Тур.	Max.	Unit
_	Resolution				8	Bits
_	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(Note)			1.0	mA

Note : This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016". The A-D converter's ladder resistance is not included.

Also, when the Vref is unconnected at the A-D control register, IVREF is sent.



Timing requirements (referenced to VCC = 3V, VSS = 0V at Ta = 25°C unless otherwise specified)

Symbol	Parameter	Star	1.1.4.14	
		Min.	Max.	Unit
tc	External clock input cycle time	143		ns
tw(H)	External clock input HIGH pulse width	60		ns
tw(L)	External clock input LOW pulse width	60		ns
tr	External clock rise time		18	ns
tr	External clock fall time		18	ns

Table 1.21.23. External clock input

Table 1.21.24. Timer A input (counter input in event counter mode)

		Standard		
Symbol	Symbol Parameter		Max.	Unit
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAil input HIGH pulse width	60		ns
tw(TAL)	TAilN input LOW pulse width	60		ns

Table 1.21.25. Timer A input (gating input in timer mode)

			Standard	
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAil input cycle time	600		ns
tw(TAH)	TAiın input HIGH pulse width	300		ns
tw(TAL)	TAilN input LOW pulse width	300		ns

Table 1.21.26. Timer A input (external trigger input in one-shot timer mode)

Symbol	Parameter	Standard		Unit
Symbol		Min.	Max.	Unit
tc(TA)	TAil input cycle time	300		ns
tw(TAH)	TAiın input HIGH pulse width	150		ns
tw(TAL)	TAil input LOW pulse width	150		ns

Table 1.21.27. Timer A input (external trigger input in pulse width modulation mode)

Complete I	Parameter	Standard		l Init
Symbol		Min.	Max.	Unit
tw(TAH)	TAilN input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 1.21.28. Timer A input (up/down input in event counter mode)

Symbol	Parameter	Star	11	
		Min.	Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns



Timing requirements (referenced to VCC = 3V, VSS = 0V at Ta = 25°C unless otherwise specified)

Table 1.21.29. Timer B input (counter input in event counter mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	150		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	60		ns
tc(TB)	TBin input cycle time (counted on both edges)	300		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	160		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	160		ns

Table 1.21.30. Timer B input (pulse period measurement mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBiin input LOW pulse width	300		ns

Table 1.21.31. Timer B input (pulse width measurement mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Onit
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBilN input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 1.21.32. A-D trigger input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1500		ns
tw(ADL)	ADTRG input LOW pulse width	200		ns


Table 1.21.33. Serial I/O

Symbol	Parameter	Star	Unit		
Symbol	Farameter	Min. Max.		Unit	
tc(CK)	CLKi input cycle time	300		ns	
tw(CKH)	CLKi input HIGH pulse width	150		ns	
tw(CKL)	CLKi input LOW pulse width	150		ns	
td(C-Q)	TxDi output delay time		160	ns	
t h(C-Q)	TxDi hold time	0		ns	
tsu(D-C)	RxDi input setup time	50		ns	
th(C-D)	RxDi input hold time	90		ns	

Table 1.21.34. External interrupt INTi inputs

Symbol	Parameter	Stan	Unit	
Symbol	i didineter	Min.	Max.	Onit
tw(INH)	INTi input HIGH pulse width	380		ns
tw(INL)	INTi input LOW pulse width	380		ns








GZZ-SH56-83B <97B0>

MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30220MA-XXXGP/RP MASK ROM CONFIRMATION FORM



Note : Please complete all items marked %.

							Submitted by	Supervisor
		Company		TEL		-	Submitted by	Supervisor
		name		(``	an		
*	Customer	name		()	att		
~~~	Oustonier	Date issued	Date :			lssu sign		

#### *1. Check sheet


Name the product you order, and choose which to give in, EPROMs or floppy disks. If you order by means of EPROMs, three sets of EPROMs are required per pattern. If you order by means of floppy disks, one floppy disk is required per pattern.

#### □ In the case of EPROMs

Mitsubishi will create the mask using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi.

Microcomputer type No. :	□ M30220MA-XXX	GP		//3022	20MA-XXX	RP
Checksum code for to	otal EPROM area :				(hex)	

#### EPROM type :



(1) Write "FF16" to the lined area.

 (2) The area from 0000016 to 0000F16 is for storing data on the product type name.
 The ASCII code for 'M30220MA-' is shown at right.

The data in this table must be written to address 0000016 to 0000F16.

Both address and data are shown in hex.

Address			Address	
0000016	'M '	= 4D ₁₆	0000816	'' = 2D ₁₆
0000116	'3'	= 3316	0000916	FF ₁₆
0000216	'0'	= 3016	0000A16	FF ₁₆
0000316	'2'	= 3216	0000B16	FF ₁₆
0000416	'2'	= 3216	0000C16	FF ₁₆
0000516	'0'	= 3016	0000D16	FF ₁₆
0000616	'M '	= 4D ₁₆	0000E16	FF ₁₆
0000716	'A '	<b>= 41</b> 16	0000F16	<b>FF</b> 16



Mask ROM number

GZZ-SH56-83B <97B0>

#### MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30220MA-XXXGP/RP MASK ROM CONFIRMATION FORM

The ASCII code for the type No. can be written to EPROM addresses 0000016 to 0000F16 by specifying the pseudo-instructions for the respective EPROM type shown in the following table at the beginning of the assembler source program.

EPROM type	27C201	27C401
Code entered in	$\triangle$ .SECTION $\triangle$ ASCIICODE, ROM DATA	$\triangle$ .SECTION $\triangle$ ASCIICODE, ROM DATA
	$ $ $\triangle$ .ORG $\triangle$ 0C0000H	△ .ORG △ 080000H
	riangle .BYTE $ riangle$ ' M30220MA- '	riangle .BYTE $ riangle$ ' M30220MA- '

Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet.

 $\Box$  In the case of floppy disks

Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in.

Prepare 3.5 inches 2HD(IBM format) floppy disks. And store only one mask file in a floppy disk.

Microcomputer type No. :	M3	022	0MA	-XX	XGF	)	[	M30220MA-XXXRP
File code :								(hex)
Mask file name :								.MSK (alpha-numeric 8-digit)

[∞]2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.

For the M30220MA-XXXRP, submit the 144PFB mark specification sheet. For the M30220MA-XXXGP, submit the 144P6Q mark specification sheet.

#### % 3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.

(1) Which kind of XIN-XOUT oscillation circuit is used?

Ceramic resonator	Quartz-crystal oscillator
-------------------	---------------------------

External clock input

□ Other (

)

What frequency do you use?

f(XIN) = MHz



GZZ-SH56-8	3B <97B0>		
	Mask ROM number		
(2)	Which kind of XCIN-XCOUT oscilla	ation circuit is used?	
	Ceramic resonator	Quartz-crystal oscillator	
	External clock input	□Other ( )	
	What frequency do you use?		
	f(XCIN) = kHz		
(3)	Which operating ambient temper	ature do you use?	
	–10 °C to 75 °C	–20 °C to 75 °C	–40 °C to 75 °C
	□ –10 °C to 85 °C	□–20 °C to 85 °C	□–40 °C to 85 °C
(4)	Which operating supply voltage of	do you use?	
	2.7V to 3.2V	3.2V to 3.7V	□ 3.7V to 4.2V
	□ 4.2V to 4.7V	□4.7V to 5.2V	□ 5.2V to 5.5V
(5)	Do you use I ² C (Inter IC) bus fun	ction?	
	□ Not use	Use	
(6)	Do you use IE (Inter Equipment) I	bus function?	
	□ Not use	□Use	

Thank you cooperation.

% 4. Special item (Indicate none if there is no specified item)



# **Outline Performance**

Table 1.22.1 shows the outline performance of the M30220 (flash memory version).

Item		Performance				
Power supply voltage		Vcc=2.7V to 5.5 V (Note 1) Vcc=2.7V to 3.6 V (Note 2)				
Program/erase	e voltage	VPP=5.0V ± 10%				
Flash memory operation mode		Three modes (parallel I/O, standard serial I/O, CPU rewrite)				
Erase block User ROM area		See Figure 1.22.1				
division Boot ROM area		No division (8 K bytes) (Note 3)				
Program meth	od	In units of words				
Erase method		Collective erase/block erase				
Program/erase	e control method	Program/erase control by software command				
Number of commands		6 commands				
Program/erase count		100 times				
ROM code pro	otect	Parallel I/O and standard serial I/O modes are supported.				

Note 1: Use a 4.5 - 5.5 V power supply voltage when program/erase. Note 2: Use a 3.0 - 3.6 V power supply voltage when program/erase. Note 3: The boot ROM area contains a standard serial I/O mode control program which is stored in it when shipped from the factory. This area can be erased and programmed in only parallel I/O mode.



# **Flash Memory**

The M30220 (flash memory version) has an internal new DINOR (DIvided bit line NOR) flash memory that can be rewritten with a single power source when Vcc is 4.5 to 5.5 V, and 2 power sources when Vcc is 2.7 to 4.5V.

For this flash memory, three flash memory modes are available in which to read, program, and erase: parallel I/O and standard serial I/O modes in which the flash memory can be manipulated using a programmer and a CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU). Each mode is detailed in the pages to follow.

The flash memory is divided into several blocks as shown in Figure 1.22.1, so that memory can be erased one block at a time.

In addition to the ordinary user ROM area to store a microcomputer operation control program, the flash memory has a boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial I/O modes. This boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user's application system. This boot ROM area can be rewritten in only parallel I/O mode.

		0DE00016 0DFFFF16	Boot ROM area 8K byte	].			
		0E000016	Block 3 : 32K byte				
		0E800016	Block 2 : 32K byte	User ROM area			
		0F000016	Block 1 : 32K byte	Note 1: The boot ROM area can be rewritten in only parallel input/			
Flash memory size	Flash memory start address	0F800016	-	output mode. (Access to any other areas is inhibited.) Note 2: To specify a block, use the optional even address in the			
128K byte	0E000016	0FFFFF16	Block 0 : 32K byte	block.			

Figure 1.22.1. Block diagram of flash memory version



# **CPU Rewrite Mode**

In CPU rewrite mode, the on-chip flash memory can be operated on (read, program, or erase) under control of the Central Processing Unit (CPU).

In CPU rewrite mode, only the user ROM area shown in Figure 1.22.1 can be rewritten; the boot ROM area cannot be rewritten. Make sure the program and block erase commands are issued for only the user ROM area and each block area.

The control program for CPU rewrite mode can be stored in either user ROM or boot ROM area. In the CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to any area other than the internal flash memory before it can be executed.

# **Microcomputer Mode and Boot Mode**

The control program for CPU rewrite mode must be written into the user ROM or boot ROM area in parallel I/O mode beforehand. (If the control program is written into the boot ROM area, the standard serial I/O mode becomes unusable.)

See Figure 1.22.1 for details about the boot ROM area.

Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVss pin low. In this case, the CPU starts operating using the control program in the user ROM area.

When the microcomputer is reset by pulling the P74 ( $\overline{CE}$ ) pin high, the CNVss pin high, the CPU starts operating using the control program in the boot ROM area (program start address is DE00016 fixation). This mode is called the "boot" mode.

### **Block Address**

Block addresses refer to the optional even address of each block. These addresses are used in the block erase command.



# **Outline Performance (CPU Rewrite Mode)**

In the CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. This rewrite control program must be transferred to internal RAM before it can be excuted.

The CPU rewrite mode is accessed by applying  $5V \pm 10\%$  to the CNVss pin and writing "1" for the CPU rewrite mode select bit (bit 1 in address 03B416). Software commands are accepted once the mode is accessed.

In the CPU rewrite mode, write to and read from software commands and data into even-numbered address ("0" for byte address A0) in 16-bit units. Always write 8-bit software commands into even-numbered address. Commands are ignored with odd-numbered addresses.

Use software commands to control program and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register.

Figure 1.23.1 shows the flash memory control register.

Bit 0 is the RY/BY status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is "0". Otherwise, it is "1".

Bit 1 is the CPU rewrite mode select bit. When this bit is set to "1" and  $5V \pm 10\%$  are applied to the CNVss pin, the M30220 accesses the CPU rewrite mode. Software commands are accepted once the mode is accessed. In CPU rewrite mode, the CPU becomes unable to access the internal flash memory directly. Therefore, use the control program in RAM for write to bit 1. To set this bit to "1", it is necessary to write "0" and then write "1" in succession. The bit can be set to "0" by only writing a "0".

Bit 2 is the CPU rewrite mode entry flag. This bit can be read to check whether the CPU rewrite mode has been entered or not.

Bit 3 is the flash memory reset bit used to reset the control circuit of the internal flash memory. This bit is used when exiting CPU rewrite mode and when flash memory access has failed. When the CPU rewrite mode select bit is "1", writing "1" for this bit resets the control circuit. To release the reset, it is necessary to set this bit to "0". If the control circuit is reset while erasing is in progress, a 5 ms wait is needed so that the flash memory can restore normal operation. Figure 1.23.2 shows a flowchart for setting/releasing the CPU rewrite mode.




# CPU Rewrite Mode (Flash Memory Version)

Flash memory contro	ol register Sym FM0		When reset XXXX00012		
	Bit symbol	Bit name	Function	R	W
	FMCR0	RY/BY status flag	0: Busy (being written or erased) 1: Ready	0	_
·····	FMCR1	CPU rewrite mode select bit (Note 1)	0: Normal mode (Software commands invalid) 1: CPU rewrite mode	0	0
	FMCR2	CPU rewrite mode entry flag	0: Normal mode (Software commands invalid) 1: CPU rewrite mode (Software commands acceptable)	0	_
	FMCR3	Flash memory reset bit (Note 2)	0: Normal operation 1: Reset	0	0
Nothing is assigned. When write, set "0". When read, values are indeterminate.					
success ensure f control p Note 2: Effective	ion. When i hat no inter program in t	it is not this procedure, it is rupt or DMA transfer will t the RAM for write to this b the CPU rewrite mode se	write a "0" and then a "1" to it in s not enacted in "1". This is necessar be executed during the interval. Use t it. elect bit = 1. Set this bit to 0 subseque	he	

Figure 1.23.1. Flash memory control registers







## **Precautions on CPU Rewrite Mode**

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

#### (1) Operation speed

During CPU rewrite mode, set the main clock frequency as shown below using the main clock divide ratio select bit (bit 6 at address 000616 and bits 6 and 7 at address 000716):

5.0 MHz or less when wait bit (bit 7 at address 000516) = 0 (without internal access wait state)

10.0 MHz or less when wait bit (bit 7 at address 000516) = 1 (with internal access wait state)

#### (2) Instructions inhibited against use

The instructions listed below cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory:

UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

#### (3) Interrupts inhibited against use

The NMI, address match, and watchdog timer interrupts cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory. If interrupts have their vector in the variable vector table, they can be used by transferring the vector into the RAM area.

#### (4) Reset

If the control circuit is reset while erasing is in progress, a 5 ms wait is needed so that the flash memory can restore normal operation. Set a 5 ms wait to release the reset operation.

Also, when the reset has been released, the program execute start address is automatically set to 0DE00016, therefore program so that the execute start address of the boot ROM is 0DE00016.

#### (5) Writing in the user ROM area

If power is lost while rewriting blocks that contain the flash rewrite program with the CPU rewrite mode, those blocks may not be correctly rewritten and it is possible that the flash memory can no longer be rewritten after that. Therefore, it is recommended to use the standard serial I/O mode or parallel I/O mode to rewrite these blocks.



# **Software Commands**

Table 1.23.1 lists the software commands available with the M30220 (flash memory version). After setting the CPU rewrite mode select bit to 1, write a software command to specify an erase or program operation. Note that when entering a software command, the upper byte (D8 to D15) is ignored. The content of each software command is explained below.

		First bus cycle			Second bus cycle		
Command	Cycle number	Mode	Address	Data (Do to D7)	Mode	Address	Data (Do to D7)
Read array	1	Write	X (Note 5)	FF16			
Read status register	2	Write	Х	7016	Read	Х	SRD (Note 2)
Clear status register	1	Write	Х	5016			
Program (Note 3)	2	Write	Х	4016	Write	WA (Note 3)	WD (Note 3)
Erase all block	2	Write	Х	2016	Write	Х	2016
Block erase	2	Write	х	2016	Write	BA (Note 4)	D016

Note 1: When a software command is input, the high-order byte of data (D8 to D15) is ignored.

Note 2: SRD = Status Register Data

Note 3: WA = Write Address, WD = Write Data

Note 4: BA = Block Address (Enter the optional address of each block that is an even address.)

Note 5: X denotes a given address in the user ROM area (that is an even address).

#### Read Array Command (FF16)

The read array mode is entered by writing the command code "FF16" in the first bus cycle. When an even address to be read is input in one of the bus cycles that follow, the content of the specified address is read out at the data bus (D0–D15), 16 bits at a time.

The read array mode is retained intact until another command is written.

#### Read Status Register Command (7016)

When the command code "7016" is written in the first bus cycle, the content of the status register is read out at the data bus (D0–D7) by a read in the second bus cycle. The status register is explained in the next section.

#### **Clear Status Register Command (5016)**

This command is used to clear the bits SR4 to SR5 of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code "5016" in the first bus cycle.



### Program Command (4016)

Program operation starts when the command code "4016" is written in the first bus cycle. Then, if the address and data to program are written in the 2nd bus cycle, program operation (data programming and verification) will start.


Whether the write operation is completed can be confirmed by reading the status register or the RY/ $\overline{\text{BY}}$  status flag. When the program starts, the read status register mode is accessed automatically and the content of the status register is read into the data bus (D0 - D7). The status register bit 7 (SR7) is set to 0 at the same time the write operation starts and is returned to 1 upon completion of the write operation. In this case, the read status register mode remains active until the Read Array command (FF16) is written.

The RY/BY status flag is 0 during write operation and 1 when the write operation is completed as is the status register bit 7.

At program end, program results can be checked by reading the status register.

#### Erase All Blocks Command (2016/2016)

By writing the command code "2016" in the first bus cycle and the confirmation command code "2016" in the second bus cycle that follows, the system starts erase all blocks( erase and erase verify). Whether the erase all blocks command is terminated can be confirmed by reading the status register or the RY/BY status flag. When the erase all blocks operation starts, the read status register mode is accessed automatically and the content of the status register can be read out. The status register bit 7 (SR7) is set to 0 at the same time the erase operation starts and is returned to 1 upon completion of the erase operation. In this case, the read status register mode remains active until the Read Array command (FF16) is written.





The RY/BY status flag is 0 during erase operation and 1 when the erase operation is completed as is the status register bit 7.

At erase all blocks end, erase results can be checked by reading the status register. For details, refer to the section where the status register is detailed.

## Block Erase Command (2016/D016)

By writing the command code "2016" in the first bus cycle and the confirmation command code "D016" in the second bus cycle that follows to the block address of a flash memory block, the system initiates a block erase (erase and erase verify) operation.

Whether the block erase operation is completed can be confirmed by reading the status register or the  $RY/\overline{BY}$  status flag. At the same time the block erase operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to 0 at the same time the block erase operation starts and is returned to 1 upon completion of the block erase operation. In this case, the read status register mode remains active until the Read Array command (FF16).

The  $RY/\overline{BY}$  status flag is 0 during block erase operation and 1 when the block erase operation is completed as is the status register bit 7.

After the block erase operation is completed, the status register can be read out to know the result of the block erase operation. For details, refer to the section where the status register is detailed.




Figure 1.23.4. Erase flowchart



# **Status Register**

The status register shows the operating state of the flash memory and whether erase operations and programs ended successfully or in error. It can be read in the following ways.

- (1) By reading an arbitrary address from the user ROM area after writing the read status register command (7016)
- (2) By reading an arbitrary address from the user ROM area in the period from when the program starts or erase operation starts to when the read array command (FF16) is input

Table 1.23.2 shows the status register.

Also, the status register can be cleared in the following way.

(1) By writing the clear status register command (5016)

After a reset, the status register is set to "8016".

Each bit in this register is explained below.

## Sequencer status (SR7)

After power-on, the sequencer status is set to 1(ready).

The sequencer status indicates the operating status of the device. This status bit is set to 0 (busy) during write or erase operation and is set to 1 upon completion of these operations.

## Erase status (SR5)

The erase status informs the operating status of erase operation to the CPU. When an erase error occurs, it is set to 1.

The erase status is reset to 0 when cleared.

#### Program status (SR4)

The program status informs the operating status of write operation to the CPU. When a write error occurs, it is set to 1.

The program status is reset to 0 when cleared.

If "1" is written for any of the SR5 or SR4 bits, the program, erase all blocks, and block erase commands are not accepted. Before executing these commands, execute the clear status register command (5016) and clear the status register.

Also, any commands are not correct, both SR5 and SR4 are set to 1.



Each bit of		Definition				
SRD	Status name	"1"	"0"			
SR7 (bit7)	Sequencer status	Ready	Busy			
SR6 (bit6)	Reserved	-	-			
SR5 (bit5)	Erase status	Terminated in error	Terminated normally			
SR4 (bit4)	Program status	Terminated in error	Terminated normally			
SR3 (bit3)	Reserved	-	-			
SR2 (bit2)	Reserved	-	-			
SR1 (bit1)	Reserved	-	-			
SR0 (bit0)	Reserved	-	-			

## Table 1.23.2. Definition of each bit in status register

## **Full Status Check**

By performing full status check, it is possible to know the execution results of erase and program operations. Figure 1.23.5 shows a full status check flowchart and the action to be taken when each error occurs.




Figure 1.23.5. Full status check flowchart and remedial procedure for errors



# **Functions To Inhibit Rewriting Flash Memory Version**


To prevent the contents of the flash memory version from being read out or rewritten easily, the device incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function for use in standard serial I/O mode.

# **ROM code protect function**

The ROM code protect function is used to prohibit reading out or modifying the contents of the flash memory during parallel I/O mode and is set by using the ROM code protect control address register (0FFFF16). Figure 1.23.6 shows the ROM code protect control address (0FFFF16). (This address exists in the user ROM area.)

If one of the pair of ROM code protect bits is set to 0, ROM code protect is turned on, so that the contents of the flash memory version are protected against readout and modification. ROM code protect is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. When an attempt is made to select both level 1 and level 2, level 2 is selected by default.

If both of the two ROM code protect reset bits are set to "00," ROM code protect is turned off, so that the contents of the flash memory version can be read out or modified. Once ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/O or some other mode to rewrite the contents of the ROM code protect reset bits.







# **ID Code Check Function**

Use this function in standard serial I/O mode. When the contents of the flash memory are not blank, the ID code sent from the peripheral unit is compared with the ID code written in the flash memory to see if they match. If the ID codes do not match, the commands sent from the peripheral unit are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 0FFFDF16, 0FFFE316, 0FFFE306, 0FFFE306, 0FFFE306, 0FFFE306, 0FFFE306, 0FFFE306, 0FFFE306, 0FF




Figure 1.23.7. ID code store addresses



# Parallel I/O Mode

The parallel I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is parallel.

Use an exclusive programer supporting M30220 (flash memory version).

Refer to the instruction manual of each programer maker for the details of use.

# **User ROM and Boot ROM Areas**

In parallel I/O mode, the user ROM and boot ROM areas shown in Figure 1.22.1 can be rewritten. Both areas of flash memory can be operated on in the same way.

Program and block erase operations can be performed in the user ROM area. The user ROM area and its blocks are shown in Figure 1.22.1.

The boot ROM area is 8 Kbytes in size. In parallel I/O mode, it is located at addresses 0DE00016 through 0DFFFF16. Make sure program and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.)

In the boot ROM area, an erase block operation is applied to only one 8 Kbyte block. The boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the Mitsubishi factory. Therefore, using the device in standard serial input/output mode, you do not need to write to the boot ROM area.



Pin	Name	I/O	Description
Vcc,Vss	Power input		Apply a 3.0 - 3.6 V (Note 2) or 4.5 - 5.5 V (Note 3) voltage on the Vcc pin, and 0 V voltage on the Vss pin.
CNVss	CNVss	Ι	Connect to Vcc when Vcc = $4.5V$ to $5.5$ V. Connect to Vpp (= $4.5$ V to $5.5$ V) when Vcc = $3.0V$ to $3.6$ V.
RESET	Reset input	Ι	Reset input pin. While reset is "L" level, a 20 cycle or longer clock must be input to XIN pin.
Xin	Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin
Хоит	Clock output	о	and open XOUT pin.
XCIN	Sub-clock input	Ι	Connect a crystal oscillator between XCIN and XCOUT pins. To input an externally generated clock, input it to XCIN pin and open XCOUT
Хсоит	Sub-clock output	Ο	pin.
AVcc, AVss	Analog power supply input		Connect AVss to Vss and AVcc to Vcc, respectively.
Vref	Reference voltage input	Ι	Enter the reference voltage for AD from this pin.
P00 to P07	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	I	Input "H" or "L" level signal or open.
P20 to P27	Input port P2	I	Input "H" or "L" level signal or open.
P30 to P35	Input port P3	I	Input "H" or "L" level signal or open.
P40 to P47	Input port P4	I	Input "H" or "L" level signal or open.
P50 to P57	Input port P5	Ι	Input "H" or "L" level signal or open.
P60	BUSY output	0	Standard serial mode 1: BUSY signal output pin Standard serial mode 2: Monitors the program operation check
P61	SCLK input	I	Standard serial mode 1: Serial clock input pin Standard serial mode 2: Input "L".
P62	RxD input	I	Serial data input pin
P63	TxD output	0	Serial data output pin
P64 to P67	Input port P6	I	Input "H" or "L" level signal or open.
P70 to P73, P75, P76	Input port P7	I	Input "H" or "L" level signal or open.
P74	CE input	I	Input "H" level signal.
P77	NMI input	I	Connect this pin to Vcc.
P80 to P87	Input port P8	Ι	Input "H" or "L" level signal or open.
P90 to P97	Input port P9	I	Input "H" or "L" level signal or open.
P100 to P107	Input port P10	I	Input "H" or "L" level signal or open.
P110 to P117	Input port P11	I	Input "H" or "L" level signal or open.
P120 to P127	Input port P12	I	Input "H" or "L" level signal or open.
P130 to P132	Input port P13	Ι	Input "H" or "L" level signal or open.
SEG0 to SEG15	Segment output	0	Open when not used LCD control circuit.
COM0 to COM3	Common output	0	Open when not used LCD control circuit.
VL3 to VL1	Power supply input for LCD		Input LCD power source. However, do not input the power when the power supply voltages for VCC and LCD are different.
C1 to C2	Charge-pump capacitor pin		Connect a condenser between C1 and C2 when used LCD charge- pump.

## Pin functions (Flash memory standard serial I/O mode) (Note 1)

Note 1: About the unused pins, see the example of processing for unused pins in the single-chip mode. Note 2: The power supply voltage is Vcc=2.7 - 3.6 V in the single-chip mode. Note 3: The power supply voltage is Vcc=2.7 - 5.5 V in the single-chip mode.



Appendix Standard Serial I/O Mode (Flash Memory Version)




Figure 1.25.1. Pin connections for serial I/O mode (1)



# Standard serial I/O mode

The standard serial I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is serial. There are actually two standard serial I/O modes: mode 1, which is clock synchronized, and mode 2, which is asynchronized. Both modes require a purpose-specific peripheral unit.

The standard serial I/O mode is different from the parallel I/O mode in that the CPU controls flash memory rewrite (uses the CPU's rewrite mode), rewrite data input and so forth. The standard serial I/O mode is started by connecting "H" to the P74 ( $\overline{CE}$ ) pin and "H" to the CNVss pin (when Vcc = 4.5 V to 5.5 V, connect to Vcc; when Vcc = 2.7 V to 4.5 V, supply 4.5 V to 5.5 V to Vpp from an external source), and releasing the reset operation. (In the ordinary command mode, set CNVss pin to "L" level.)

This control program is written in the boot ROM area when the product is shipped from Mitsubishi. Accordingly, make note of the fact that the standard serial I/O mode cannot be used if the boot ROM area is rewritten in the parallel I/O mode. Figure 1.25.1 shows the pin connections for the standard serial I/O mode. Serial data I/O uses UART0 and transfers the data serially in 8-bit units. Standard serial I/O switches between mode 1 (clock synchronized) and mode 2 (clock asynchronized) according to the level of CLK0 pin when the reset is released.

To use standard serial I/O mode 1 (clock synchronized), set the CLKo pin to "H" level and release the reset. The operation uses the four UARTO pins CLKo, RxDo, TxDo and RTSo (BUSY). The CLKo pin is the transfer clock input pin through which an external transfer clock is input. The TxDo pin is for CMOS output. The RTSo (BUSY) pin outputs an "L" level when ready for reception and an "H" level when reception starts.

To use standard serial I/O mode 2 (clock asynchronized), set the CLK₀ pin to "L" level and release the reset. The operation uses the two UART0 pins RxD₀ and TxD₀.

In the standard serial I/O mode, only the user ROM area indicated in Figure 1.22.1 can be rewritten. The boot ROM cannot.

In the standard serial I/O mode, a 7-byte ID code is used. When there is data in the flash memory, commands sent from the peripheral unit (programmer) are not accepted unless the ID code matches.



# Overview of standard serial I/O mode 1 (clock synchronized)

In standard serial I/O mode 1, software commands, addresses and data are input and output between the MCU and peripheral units (serial programer, etc.) using 4-wire clock-synchronized serial I/O (UART0). Standard serial I/O mode 1 is engaged by releasing the reset with the P61 (CLK0) pin "H" level.

In reception, software commands, addresses and program data are synchronized with the rise of the transfer clock that is input to the CLK0 pin, and are then input to the MCU via the RxD0 pin. In transmission, the read data and status are synchronized with the fall of the transfer clock, and output from the TxD0 pin.

The TxD0 pin is for CMOS output. Transfer is in 8-bit units with LSB first.

When busy, such as during transmission, reception, erasing or program execution, the RTS₀ (BUSY) pin is "H" level. Accordingly, always start the next transfer after the RTS₀ (BUSY) pin is "L" level.

Also, data and status registers in memory can be read after inputting software commands. Status, such as the operating state of the flash memory or whether a program or erase operation ended successfully or not, can be checked by reading the status register. Here following are explained software commands, status registers, etc.



# **Software Commands**

Table 1.25.1 lists software commands. In the standard serial I/O mode 1, erase operations, programs and reading are controlled by transferring software commands via the RxDo pin. Software commands are explained here below.

	Control command	1st byte transfer	2nd byte	3rd byte	4th byte	5th byte	6th byte		When ID is not verified
1	Page read	FF ₁₆	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
2	Page program	41 ₁₆	Address (middle)	Address (high)	Data input	Data input	Data input	Data input to 259th byte	Not acceptable
3	Block erase	2016	Address (middle)	Address (high)	D016				Not acceptable
4	Erase all blocks	A7 ₁₆	D0 ₁₆						Not acceptable
5	Read status register	7016	SRD output	SRD1 output					Acceptable
6	Clear status register	5016							Not acceptable
7	ID check function	F5 ₁₆	Address (low)	Address (middle)	Address (high)	ID size	ID1	To ID7	Acceptable
8	Download function	FA ₁₆	Size (low)	Size (high)	Check- sum	Data input	To required number of times		Not acceptable
9	Version data output function	FB ₁₆	Version data output	Version data output	Version data output	Version data output	Version data output	Version data output to 9th byte	Acceptable
10	Boot ROM area output function	FC ₁₆	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
11	Read check data	FD ₁₆	Check data (low)	Check data (high)					Not acceptable

Note 1: Shading indicates transfer from flash memory microcomputer to peripheral unit. All other data is transferred from the peripheral unit to the flash memory microcomputer.

Note 2: SRD refers to status register data. SRD1 refers to status register 1 data.

Note 3: All commands can be accepted when the flash memory is totally blank.



## Page Read Command

This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page read command as explained here following.

- (1) Transfer the "FF16" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte onward, data (D0–D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first in sync with the fall of the clock.




Figure 1.25.2. Timing for page read

## **Read Status Register Command**

This command reads status information. When the "7016" command code is sent with the 1st byte, the contents of the status register (SRD) specified with the 2nd byte and the contents of status register 1 (SRD1) specified with the 3rd byte are read.




Figure 1.25.3. Timing for reading the status register



## **Clear Status Register Command**

This command clears the bits (SR4–SR5) which are set when the status register operation ends in error. When the "5016" command code is sent with the 1st byte, the aforementioned bits are cleared. When the clear status register operation ends, the RTS0 (BUSY) signal changes from the "H" to the "L" level.

CLK0	
RxD0 (M16C reception data)	5016
TxD0 (M16C transmit data)	
RTS0(BUSY)	

Figure 1.25.4. Timing for clearing the status register

## Page Program Command

This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page program command as explained here following.

- (1) Transfer the "4116" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte onward, as write data (D0–D7) for the page (256 bytes) specified with addresses A8 to A23 is input sequentially from the smallest address first, that page is automatically written.

When reception setup for the next 256 bytes ends, the RTS₀ (BUSY) signal changes from the "H" to the "L" level. The result of the page program can be known by reading the status register. For more information, see the section on the status register.

CLK0 -	
RxD0 (M16C reception data)	$ \begin{array}{c c} 41_{16} \\ A_{15} \\ A_{23} \\ A$
TxD0 (M16C transmit data)	
RTS0(BUSY) –	
Figure 1.25.5. Timing for the pa	ige program



## **Block Erase Command**

This command erases the data in the specified block. Execute the block erase command as explained here following.

- (1) Transfer the "2016" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, the erase operation will start for the specified block in the flash memory. Write the optional even address of the specified block for addresses A8 to A23.

When block erasing ends, the RTS0 (BUSY) signal changes from the "H" to the "L" level. After block erase ends, the result of the block erase operation can be known by reading the status register. For more information, see the section on the status register.

CLK0	
RxD0 (M16C reception data)	$\left(\begin{array}{c} 2016 \end{array}\right) \left(\begin{array}{c} A8 & to \\ A15 \end{array}\right) \left(\begin{array}{c} A16 & to \\ A23 \end{array}\right) \left(\begin{array}{c} D016 \end{array}\right)$
TxD0 (M16C transmit data)	
RTS0(BUSY)	

Figure 1.25.6. Timing for block erasing



## **Erase All Blocks Command**

This command erases the content of all blocks. Execute the erase all blocks command as explained here following.

- (1) Transfer the "A716" command code with the 1st byte.
- (2) Transfer the verify command code "D016" with the 2nd byte. With the verify command code, the erase operation will start and continue for all blocks in the flash memory.

When block erasing ends, the RTS₀ (BUSY) signal changes from the "H" to the "L" level. The result of the erase operation can be known by reading the status register.




Figure 1.25.7. Timing for erasing all blocks

## **Download Command**

This command downloads a program to the RAM for execution. Execute the download command as explained here following.

- (1) Transfer the "FA16" command code with the 1st byte.
- (2) Transfer the program size with the 2nd and 3rd bytes.
- (3) Transfer the check sum with the 4th byte. The check sum is added to all data sent with the 5th byte onward.
- (4) The program to execute is sent with the 5th byte onward.

When all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM.

CLK0 —	
RxD0 (M16C reception data)	FA16     Check sum     Program data       Data size (low)     Data size (low)
TxD0 (M16C transmit data)	Data size (high)
RTS0(BUSY) —	
Figure 1.25.8. Timing for downloa	ad



## Version Information Output Command

This command outputs the version information of the control program stored in the boot area. Execute the version information output command as explained here following.

- (1) Transfer the "FB16" command code with the 1st byte.
- (2) The version information will be output from the 2nd byte onward. This data is composed of 8 ASCII code characters.





Figure 1.25.9. Timing for version information output

## **Boot ROM Area Output Command**

This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). Execute the boot ROM area output command as explained here following.

- (1) Transfer the "FC16" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte onward, data (D0–D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first, in sync with the fall of the clock.







## **ID Check**

This command checks the ID code. Execute the boot ID check command as explained here following.

- (1) Transfer the "F516" command code with the 1st byte.
- (2) Transfer addresses A0 to A7, A8 to A15 and A16 to A23 of the 1st byte of the ID code with the 2nd, 3rd and 4th bytes respectively.
- (3) Transfer the number of data sets of the ID code with the 5th byte.
- (4) The ID code is sent with the 6th byte onward, starting with the 1st byte of the code.




Figure 1.25.11. Timing for the ID check

## ID Code

When the flash memory is not blank, the ID code sent from the peripheral units and the ID code written in the flash memory are compared to see if they match. If the codes do not match, the command sent from the peripheral units is not accepted. An ID code contains 8 bits of data. Area is, from the 1st byte, addresses 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716 and 0FFFFB16. Write a program into the flash memory, which already has the ID code set for these addresses.




Figure 1.25.12. ID code storage addresses



## Read Check Data

This command reads the check data that confirms that the write data, which was sent with the page program command, was successfully received.

- (1) Transfer the "FD16" command code with the 1st byte.
- (2) The check data (low) is received with the 2nd byte and the check data (high) with the 3rd.

To use this read check data command, first execute the command and then initialize the check data. Next, execute the page program command the required number of times. After that, when the read check command is executed again, the check data for all of the read data that was sent with the page program command during this time is read. Check data adds write data in 1 byte units and obtains the two's-compliment of the insignificant 2 bytes of the accumulated data.




Figure 1.25.13. Timing for the read check data



# Status Register (SRD)

The status register indicates operating status of the flash memory and status such as whether an erase operation or a program ended successfully or in error. It can be read by writing the read status register command (7016). Also, the status register is cleared by writing the clear status register command (5016). Table 1.25.2 gives the definition of each status register bit. After clearing the reset, the status register outputs "8016".

		Definition			
SRD0 bits	Status name	"1"	"0"		
SR7 (bit7)	Sequencer status	Ready	Busy		
SR6 (bit6)	Reserved	-	-		
SR5 (bit5)	Erase status	Terminated in error	Terminated normally		
SR4 (bit4)	Program status	Terminated in error	Terminated normally		
SR3 (bit3)	Reserved	-	-		
SR2 (bit2)	Reserved	-	-		
SR1 (bit1)	Reserved	-	-		
SR0 (bit0)	Reserved	-	-		

## Table 1.25.2. Status register (SRD)

## Sequencer status (SR7)

After power-on, the sequencer status is set to 1(ready).

The sequencer status indicates the operating status of the device. This status bit is set to 0 (busy) during write or erase operation and is set to 1 upon completion of these operations.

## Erase Status (SR5)

The erase status reports the operating status of the auto erase operation. If an erase error occurs, it is set to "1". When the erase status is cleared, it is set to "0".

## Program Status (SR4)

The program status reports the operating status of the auto write operation. If a write error occurs, it is set to "1". When the program status is cleared, it is set to "0".



# Status Register 1 (SRD1)

Status register 1 indicates the status of serial communications, results from ID checks and results from check sum comparisons. It can be read after the SRD by writing the read status register command (7016). Also, status register 1 is cleared by writing the clear status register command (5016).

Table 1.25.3 gives the definition of each status register 1 bit. "0016" is output when power is turned ON and the flag status is maintained even after the reset.

SDD1 bits		Definition			
SRUTDIIS	SRD1 bits Status name		"0"		
SR15 (bit7)	Boot update completed bit	Update completed	Not update		
SR14 (bit6)	Reserved	-	-		
SR13 (bit5)	Reserved	-	-		
SR12 (bit4)	Check sum match bit	Match	Mismatch		
SR11 (bit3)	ID check completed bits	00 Not v	ot verified		
SR10 (bit2)			ication mismatch		
			erved		
		11 Verified			
SR9 (bit1)	Data receive time out	Time out	Normal operation		
SR8 (bit0)	Reserved	-	-		

## Table 1.25.3. Status register 1 (SRD1)

## Boot Update Completed Bit (SR15)

This flag indicates whether the control program was downloaded to the RAM or not, using the download function.

## Check Sum Match Bit (SR12)

This flag indicates whether the check sum matches or not when a program, is downloaded for execution using the download function.

## ID Check Completed Bits (SR11 and SR10)

These flags indicate the result of ID checks. Some commands cannot be accepted without an ID check.

## Data Receive Time Out (SR9)

This flag indicates when a time out error is generated during data reception. If this flag is attached during data reception, the received data is discarded and the microcomputer returns to the command wait state.



## **Full Status Check**

Results from executed erase and program operations can be known by running a full status check. Figure 1.25.14 shows a flowchart of the full status check and explains how to remedy errors which occur.




Figure 1.25.14. Full status check flowchart and remedial procedure for errors



# Example Circuit Application for The Standard Serial I/O Mode 1

The below figure shows a circuit application for the standard serial I/O mode 1. Control pins will vary according to programmer, therefore see the peripheral unit manual for more information.




Figure 1.25.15. Example circuit application for the standard serial I/O mode 1



# Overview of standard serial I/O mode 2 (clock asynchronized)

In standard serial I/O mode 2, software commands, addresses and data are input and output between the MCU and peripheral units (serial programer, etc.) using 2-wire clock-asynchronized serial I/O (UART0). Standard serial I/O mode 2 is engaged by releasing the reset with the P61 (CLK0) pin "L" level.

The TxDo pin is for CMOS output. Data transfer is in 8-bit units with LSB first, 1 stop bit and parity OFF. After the reset is released, connections can be established at 9,600 bps when initial communications (Figure 1.25.16) are made with a peripheral unit. However, this requires a main clock with a minimum 2 MHz input oscillation frequency. Baud rate can also be changed from 9,600 bps to 19,200, 38,400 or 57,600 bps by executing software commands. However, communication errors may occur because of the oscillation frequency of the main clock. If errors occur, change the main clock's oscillation frequency and the baud rate.

After executing commands from a peripheral unit that requires time to erase and write data, as with erase and program commands, allow a sufficient time interval or execute the read status command and check how processing ended, before executing the next command.

Data and status registers in memory can be read after transmitting software commands. Status, such as the operating state of the flash memory or whether a program or erase operation ended successfully or not, can be checked by reading the status register. Here following are explained initial communications with peripheral units, how frequency is identified and software commands.

## Initial communications with peripheral units

After the reset is released, the bit rate generator is adjusted to 9,600 bps to match the oscillation frequency of the main clock, by sending the code as prescribed by the protocol for initial communications with peripheral units (Figure 1.25.16).

- (1) Transmit "B016" from a peripheral unit. If the oscillation frequency input by the main clock is 10 MHz, the MCU with internal flash memory outputs the "B016" check code. If the oscillation frequency is anything other than 10 MHz, the MCU does not output anything.
- (2) Transmit "0016" from a peripheral unit 16 times. (The MCU with internal flash memory sets the bit rate generator so that "0016" can be successfully received.)
- (3) The MCU with internal flash memory outputs the "B016" check code and initial communications end successfully *¹. Initial communications must be transmitted at a speed of 9,600 bps and a transfer interval of a minimum 15 ms. Also, the baud rate at the end of initial communications is 9,600 bps.
- *1. If the peripheral unit cannot receive "B016" successfully, change the oscillation frequency of the main clock.




Figure 1.25.16. Peripheral unit and initial communication



# How frequency is identified

When "0016" data is received 16 times from a peripheral unit at a baud rate of 9,600 bps, the value of the bit rate generator is set to match the operating frequency (2 - 10 MHz). The highest speed is taken from the first 8 transmissions and the lowest from the last 8. These values are then used to calculate the bit rate generator value for a baud rate of 9,600 bps.

Baud rate cannot be attained with some operating frequencies. Table 1.25.4 gives the operation frequency and the baud rate that can be attained for.

Operation frequency (MHz)	Baud rate 9,600bps	Baud rate 19,200bps	Baud rate 38,400bps	Baud rate 57,600bps
10MHz			_	
8MHz			_	$\checkmark$
7.3728MHz			$\checkmark$	$\checkmark$
6MHz			$\checkmark$	-
5MHz			_	_
4.5MHz			_	$\checkmark$
4.194304MHz	$\checkmark$		$\checkmark$	_
4MHz	$\checkmark$		_	_
3.58MHz	$\checkmark$		$\checkmark$	
3MHz			$\checkmark$	-
2MHz	$\checkmark$	_	_	_

Table 1.25.4 Operation frequency and the baud rate

 $\sqrt{1}$ : Communications possible

- : Communications not possible



# Software Commands

Table 1.25.5 lists software commands. In the standard serial I/O mode 2, erase operations, programs and reading are controlled by transferring software commands via the RxDo pin. Standard serial I/O mode 2 adds four transmission speed commands - 9,600, 19,200, 38,400 and 57,600 bps - to the software commands of standard serial I/O mode 1. Software commands are explained here below.

	Control command	1st byte transfer	2nd byte	3rd byte	4th byte	5th byte	6th byte		When ID is not verified
1	Page read	FF ₁₆	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
2	Page program	41 ₁₆	Address (middle)	Address (high)	Data input	Data input	Data input	Data input to 259th byte	Not acceptable
3	Block erase	20 ₁₆	Address (middle)	Address (high)	D016				Not acceptable
4	Erase all unlocked blocks	A7 ₁₆	D0 ₁₆						Not acceptable
5	Read status register	7016	SRD output	SRD1 output					Acceptable
6	Clear status register	50 ₁₆							Not acceptable
7	ID check function	F516	Address (low)	Address (middle)	Address (high)	ID size	ID1	To ID7	Acceptable
8	Download function	FA ₁₆	Size (low)	Size (high)	Check- sum	Data input	To required number of times		Not acceptable
9	Version data output function	FB ₁₆	Version data output	Version data output	Version data output	Version data output	Version data output	Version data output to 9th byte	Acceptable
10	Boot ROM area output function	FC ₁₆	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
11	Read check data	FD ₁₆	Check data (low)	Check data (high)					Not acceptable
12	Baud rate 9600	B016	B0 ₁₆						Acceptable
13	Baud rate 19200	B1 ₁₆	B1 ₁₆						Acceptable
14	Baud rate 38400	B2 ₁₆	B2 ₁₆						Acceptable
15	Baud rate 57600	B3 ₁₆	B3 ₁₆						Acceptable

Table 1.25.5. Software commands	(Standard serial I/O mode 2)
---------------------------------	------------------------------

Note 1: Shading indicates transfer from flash memory microcomputer to peripheral unit. All other data is transferred from the peripheral unit to the flash memory microcomputer.

Note 2: SRD refers to status register data. SRD1 refers to status register 1 data.

Note 3: All commands can be accepted when the flash memory is totally blank.



## Page Read Command

This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page read command as explained here following.

- (1) Transfer the "FF16" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte onward, data (D0–D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first.




Figure 1.25.17. Timing for page read

## **Read Status Register Command**

This command reads status information. When the "7016" command code is sent with the 1st byte, the contents of the status register (SRD) specified with the 2nd byte and the contents of status register 1 (SRD1) specified with the 3rd byte are read.





Figure 1.25.18. Timing for reading the status register



## **Clear Status Register Command**

This command clears the bits (SR4–SR5) which are set when the status register operation ends in error. When the "5016" command code is sent with the 1st byte, the aforementioned bits are cleared.

RxD0 (M16C reception data)	5016	
TxD0 (M16C transmit data)		



## Page Program Command

This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page program command as explained here following.

- (1) Transfer the "4116" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte onward, as write data (D0–D7) for the page (256 bytes) specified with addresses A8 to A23 is input sequentially from the smallest address first, that page is automatically written.

The result of the page program can be known by reading the status register. For more information, see the section on the status register.




Figure 1.25.20. Timing for the page program





## Block Erase Command

This command erases the data in the specified block. Execute the block erase command as explained here following.

- (1) Transfer the "2016" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, the erase operation will start for the specified block in the flash memory. Write the optional even address of the specified block for addresses A8 to A23.

After block erase ends, the result of the block erase operation can be known by reading the status register. For more information, see the section on the status register.





## Erase All Blocks Command

This command erases the content of all blocks. Execute the erase all blocks command as explained here following.

- (1) Transfer the "A716" command code with the 1st byte.
- (2) Transfer the verify command code "D016" with the 2nd byte. With the verify command code, the erase operation will start and continue for all blocks in the flash memory.

The result of the erase operation can be known by reading the status register.

RxD0 (M16C reception data)	A716 D016
TxD0 (M16C transmit data)	

Figure 1.25.22. Timing for erasing all blocks



## **Download Command**

This command downloads a program to the RAM for execution. Execute the download command as explained here following.

- (1) Transfer the "FA16" command code with the 1st byte.
- (2) Transfer the program size with the 2nd and 3rd bytes.
- (3) Transfer the check sum with the 4th byte. The check sum is added to all data sent with the 5th byte onward.
- (4) The program to execute is sent with the 5th byte onward.

When all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM.




Figure 1.25.23. Timing for download



## Version Information Output Command

This command outputs the version information of the control program stored in the boot area. Execute the version information output command as explained here following.

- (1) Transfer the "FB16" command code with the 1st byte.
- (2) The version information will be output from the 2nd byte onward. This data is composed of 8 ASCII code characters.




Figure 1.25.24. Timing for version information output

## **Boot ROM Area Output Command**

This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). Execute the boot ROM area output command as explained here following.

- (1) Transfer the "FC16" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte onward, data (D0–D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first.




Figure 1.25.25. Timing for boot ROM area output



## **ID Check**

This command checks the ID code. Execute the boot ID check command as explained here following.

- (1) Transfer the "F516" command code with the 1st byte.
- (2) Transfer addresses A0 to A7, A8 to A15 and A16 to A23 of the 1st byte of the ID code with the 2nd, 3rd and 4th bytes respectively.
- (3) Transfer the number of data sets of the ID code with the 5th byte.
- (4) The ID code is sent with the 6th byte onward, starting with the 1st byte of the code.




Figure 1.25.26. Timing for the ID check

## ID Code

When the flash memory is not blank, the ID code sent from the peripheral units and the ID code written in the flash memory are compared to see if they match. If the codes do not match, the command sent from the peripheral units is not accepted. An ID code contains 8 bits of data. Area is, from the 1st byte, addresses 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716 and 0FFFFB16. Write a program into the flash memory, which already has the ID code set for these addresses.




Figure 1.25.27. ID code storage addresses



## Read Check Data

This command reads the check data that confirms that the write data, which was sent with the page program command, was successfully received.

- (1) Transfer the "FD16" command code with the 1st byte.
- (2) The check data (low) is received with the 2nd byte and the check data (high) with the 3rd.

To use this read check data command, first execute the command and then initialize the check data. Next, execute the page program command the required number of times. After that, when the read check command is executed again, the check data for all of the read data that was sent with the page program command during this time is read. Check data adds write data in 1 byte units and obtains the two's-compliment of the insignificant 2 bytes of the accumulated data.




Figure 1.25.28. Timing for the read check data

## Baud Rate 9600

This command changes baud rate to 9,600 bps. Execute it as follows.

- (1) Transfer the "B016" command code with the 1st byte.
- (2) After the "B016" check code is output with the 2nd byte, change the baud rate to 9,600 bps.

RxD0 (M16C reception data)	B016
TxD0 (M16C transmit data)	(B016)

Figure 1.25.29. Timing of baud rate 9600



## Baud Rate 19200

This command changes baud rate to 19,200 bps. Execute it as follows.

- (1) Transfer the "B116" command code with the 1st byte.
- (2) After the "B116" check code is output with the 2nd byte, change the baud rate to 19,200 bps.

RxD0 (M16C reception data)	B116	
TxD0 (M16C transmit data)	B116	


Figure 1.25.30. Timing of baud rate 19200

#### Baud Rate 38400

This command changes baud rate to 38,400 bps. Execute it as follows.

- (1) Transfer the "B216" command code with the 1st byte.
- (2) After the "B216" check code is output with the 2nd byte, change the baud rate to 38,400 bps.

RxD0 (M16C reception data)	B216
TxD0 (M16C transmit data)	B216



#### Baud Rate 57600

This command changes baud rate to 57,600 bps. Execute it as follows.

- (1) Transfer the "B316" command code with the 1st byte.
- (2) After the "B316" check code is output with the 2nd byte, change the baud rate to 57,600 bps.


RxD0 (M16C reception data)	(B316)	
TxD0 (M16C transmit data)	B316	

Figure 1.25.32. Timing of baud rate 57600



# Example Circuit Application for The Standard Serial I/O Mode 2

The below figure shows a circuit application for the standard serial I/O mode 2.





Symbol		Parameter	Condition	Rated value	Unit					
Vcc	Supply v	voltage	Vcc=AVcc	- 0.3 to 6.5	V					
AVcc	Analog s	supply voltage	Vcc=AVcc	- 0.3 to 6.5	V					
Vı	Input voltage			-0.3 to Vcc+0.3	v					
		VL1		- 0.3 to VL2						
		VL2		VL1 to VL3						
		VL3		VL2 to 6.5						
		P70, P71, C1, C2 (Flash memory version CNVss)		- 0.3 to 6.5						
Vo	Output voltage	P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60 to P67, P72 to P76, P80 to P87, P90 to P97, P130 to P132, XOUT		- 0.3 to Vcc+0.3	V					
		P00 to P07, P100 to P107,	When output port	- 0.3 to Vcc						
		P110 to P117, P120 to P127,	When segment otput	- 0.3 to VL3						
									P70, P71	
Pd	Power dissipation		Ta = 25 °C	300	mW					
Topr	Operatir	ng ambient temperature (Note)		25±5	°C					
Tstg	Storage	temperature		- 40 to 150	°C					

## Absolute maximum ratings

Note: It is a value in flash memory mode. Other parameter becomes same as a value in microcomputer mode.




## **DC** electrical characteristics


# (referenced to VCC = 4.5V to 5.5V at Ta = $25^{\circ}$ C unless otherwise specified)

Symphol	Deveneter	Condition	Rated value			1.1.0.14
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
PP1	VPP power supply current (at read)	VPP=VCC			100	μA
IPP2	VPP power supply current (at program)	VPP=VCC			60	mA
Іррз	VPP power supply current (at erase)	VPP=Vcc			30	mA
Vpp	VPP power supply voltage		4.5		5.5	V





## Plastic 144pin 16×16mm body TQFP





# **REVISION HISTORY**

# M30220 GROUP DATA SHEET

Rev.	Date		Description
		Page	Summary
Rev.	Date 01/12/17	$\begin{array}{c} 1\\ 1\\ 1\\ 2\\ 4\\ 5\\ 5\\ 6\\ 8\\ 12\\ 13\\ 15\\ 16\\ 17\\ 18\\ 23\\ 25\\ 32\\ 34\\ 42\\ 44\\ 47\\ 47\\ 48\\ 50\\ 53\\ 56\\ 63\\ 67\\ 68\\ 69\\ 73\\ 74\\ 75\\ 77\end{array}$	Summary           Features are partly revised.           Applications is partly added.           Page numbers of Table of Contents are partly revised.           Figure 1.1.1 is partly revised.           Figure 1.1.3 is partly revised.           Figure 1.1.4 is partly revised.           Figure 1.4.1 is partly revised.           Figure 1.4.1 is partly revised.           Figure 1.6.1 is partly revised.           Figure 1.6.1 is partly revised.           Figure 1.7.2 is partly revised.           Figure 1.7.3 is partly revised. Note is added.           Figure 1.7.3 is partly revised. Note 2 is added.           Figure 1.7.3 is partly revised. Note 2 is added.           Processor mode register 0 in Figure 1.8.1 is partly revised.           System clock control register in Figure 1.9.4 is partly revised.           Explanation of "Wait Mode" is partly revised.           Explanation of "Wait Mode" is partly revised.           Explanation of "Saving Registers is" partly revised.           Figure 1.10.2 is partly revised.           Figure 1.10.3 is partly revised.           Figure 1.10.4 and 1.10.15 are partly revised.           Figure 1.10.3 is partly revised.           Figure 1.10.4 is partly revised.           Explanation of "(3) The NMI interrupt" is partly revised.           Explanation of "(1) Interrupt factors" is partly revised.<
		50 53 56 63 67 68 69 73 73 73 74 75	<ul> <li>Explanation of "(3) The NMI interrupt" is partly revised.</li> <li>Explanation of "Watchdog timer" is partly added.</li> <li>Table 1.12.1 is partly revised.</li> <li>Explanation of "(1) Interrupt factors" is partly revised.</li> <li>Figure 1.13.3 is partly revised.</li> <li>Timer Ai register in Figure 1.13.5 is partly revised.</li> <li>Up/down flag 0 and Up/down flag 1 in Figure 1.13.6 is partly revised. Note is added.</li> <li>Table 1.13.2 is partly revised.</li> <li>Figure 1.13.10 is partly revised.</li> <li>Table 1.13.3 is partly revised.</li> <li>Figure 1.13.11 is partly revised.</li> </ul>
		78 86 91 123 125 126 126 130 139 147 148 148	<ul> <li>Figure 1.13.14 and Figure 1.13.15 are partly revised.</li> <li>Figure 1.14.2 and Figure 1.14.3 are partly revised.</li> <li>UARTi transmit buffer register in Figure1.15.4 is partly revised. Note is added.</li> <li>UARTi bit rate generator in Figure1.15.4 is partly revised. Note is added.</li> <li>Explanation of "LCD Drive Control Circuit" is partly revised.</li> <li>LCD mode register in Figure 1.16.2 is partly revised.</li> <li>Explanation of "Voltage Multiplier" is partly revised.</li> <li>Figure 1.16.3 is partly revised.</li> <li>Figure 1.16.3 is partly revised.</li> <li>Table 1.17.1 is partly revised.</li> <li>Explanation of "Sample and hold" is partly revised.</li> <li>Port P13 direction register in Figure 1.19.6 is partly revised.</li> <li>Port P13 register in Figure 1.19.7 is partly revised. Note is added.</li> <li>Port P13 register in Figure 1.19.7 is partly revised.</li> </ul>



# **REVISION HISTORY**

# M30220 GROUP DATA SHEET

Rev.	Date		Description
		Page	Summary
H	01/12/17	$149 \\ 150 \\ 151 \\ 153 \\ 153 \\ 153 \\ 154 \\ 168 \\ 164 \\ 168 \\ 171 \\ 172 \\ 172 \\ 173 \\ 177 \\ 178 \\ 182 \\ 183 \\ 186 \\ 187 \\ 191 \\ 193 \\ 195 \\ 200 \\ 205 \\ 207 \\ 209 \\ 214 \\ 215 \\ 216 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 $	<ul> <li>Table 1.22.1 is partly revised.</li> <li>Explanation of "Flash Memory" is partly revised.</li> <li>Figure 1.22.1 is partly revised.</li> <li>Explanation of "Block Address" is partly revised.</li> <li>Explanation of "Writing in the user ROM area" is partly revised.</li> <li>Table 1.23.1 is partly revised. Note 4 is partly revised.</li> <li>Figure 1.23.5 is partly revised.</li> <li>Explanation of "ROM code protect function" is partly revised.</li> <li>Pin description (Flash memory standard serial I/O mode) is partly revised.</li> <li>Figure 1.25.1 is partly revised.</li> <li>Explanation of "Block Erase Command" is partly revised.</li> <li>Explanation of "Boot ROM Area Output Command" is partly revised.</li> <li>Figure 1.25.14 is partly revised.</li> <li>Explanation of "Page Read Command" is partly revised.</li> <li>Explanation of "Block Erase Command" is partly revised.</li> <li>Explanation of "Boot ROM Area Output Command" is partly revised.</li> <li>Explanation of "Block Erase Command" is partly revised.</li> </ul>



## -Keep safety first in your circuit designs!-

 Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

## -Notes regarding these materials-

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semicon ductor product distributor for further details on these materials or the products con tained therein.

MITSUBISHI SEMICONDUCTORS M30220 Group Specification REV.H

Dec. First Edition 2001

Editioned by Committee of editing of Mitsubishi Semiconductor

Published by Mitsubishi Electric Corp., Kitaitami Works

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation. ©2001 MITSUBISHI ELECTRIC CORPORATION